A Feed-Forward Equalizer for Capacitively Coupled On-Chip Interconnect

被引:5
|
作者
Naveen, K. [1 ]
Dave, Marshnil [1 ]
Baghini, Maryam Shojaei [1 ]
Sharma, Dinesh K. [1 ]
机构
[1] Indian Inst Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
关键词
Feed-forward equalizer; capacitively coupled interconnect; current mode signaling; HIGH-SPEED;
D O I
10.1109/VLSID.2013.190
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Repeaterless low swing interconnects are potential candidates for high speed low power signaling over on-chip global wires. Capacitive pre-emphasis at the transmitter has been shown to improve the achievable data rate by increasing the relative power at high frequencies. This paper shows an improved transmitter with a 1-tap feed-forward equalizer in addition to capacitive pre-emphasis. A design method for finding the transmitter design parameters using scrupulously chosen bit vectors is also presented. Post layout simulations show that the proposed link achieves a data rate of 4 Gbps over a 10 mm long M8 line with energy consumption of 313 fJ/bit in 90 nm CMOS technology.
引用
收藏
页码:215 / 220
页数:6
相关论文
共 50 条
  • [31] Dedicated interface electronics for capacitively-coupled conductivity detection in on-chip capillary electrophoresis
    Laugere, F
    Lubking, GW
    Bastemeijer, J
    Vellekoop, MJ
    TRANSDUCERS '01: EUROSENSORS XV, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2001, : 60 - 63
  • [32] Data Rate Enhancement of RSOA-based WDM PON Systems using Feed-forward Equalizer and Forward Error Correction
    Agata, Akira
    Horiuchi, Yukio
    2008 34TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION (ECOC), 2008,
  • [33] Systematic analysis of noise reduction properties of coupled and isolated feed-forward loops
    Chakravarty, Suchana M.
    Csikasz-Nagy, Attila
    PLOS COMPUTATIONAL BIOLOGY, 2021, 17 (12)
  • [34] Extraction and applications of on-chip interconnect inductance
    Wong, SS
    Kim, SY
    Yue, CP
    Chang, R
    O'Mahony, F
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 142 - 146
  • [35] Methodology for adapting on-chip interconnect architectures
    Suboh, Suboh
    Narayana, Vikram
    Bakhouya, Mohamed
    Gaber, Jaafar
    El-Ghazawi, Tarek
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 109 - 117
  • [36] Trends in emerging On-chip interconnect technologies
    University of California, Irvine, CA, United States
    不详
    IPSJ Trans. Syst. LSI Des. Methodol., 2008, (2-17):
  • [37] On-chip interconnect schemes for reconfigurable system-on-chip
    Lee, AS
    Bergmann, NW
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 442 - 453
  • [38] Modeling magnetic coupling for on-chip interconnect
    Beattie, MW
    Pileggi, LT
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 335 - 340
  • [39] On-chip switched optical waveguide interconnect
    Tang, YJ
    Tang, SN
    Lin, JB
    Colegrove, J
    Craig, DM
    OPTOELECTRONIC DEVICES AND INTEGRATION, PTS 1 AND 2, 2005, 5644 : 165 - 171
  • [40] Future on-chip interconnect metallization and electromigration
    Hu, C-K
    Kelly, J.
    Huang, H.
    Motoyama, K.
    Shobha, H.
    Ostrovski, Y.
    Chen, J. H-C
    Patlolla, R.
    Peethala, B.
    Adusumilli, P.
    Spooner, T.
    Quon, R.
    Gignac, L. M.
    Breslin, C.
    Lian, G.
    Ali, M.
    Benedict, J.
    Lin, X. S.
    Smith, S.
    Kamineni, V
    Zhang, X.
    Mont, F.
    Siddiqui, S.
    Baumann, F.
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,