A single-chip universal digital satellite receiver with 480-MHz IF input

被引：5

作者：

Kwentus, AY ^{[1
]}

Pai, P ^{[1
]}

Jaffe, S ^{[1
]}

Gomez, R ^{[1
]}

Tsai, S ^{[1
]}

Kwan, T ^{[1
]}

Hung, HT ^{[1
]}

Shin, YJ ^{[1
]}

Hue, V ^{[1
]}

Cheung, D ^{[1
]}

Khan, RA ^{[1
]}

Ward, CM ^{[1
]}

Ku, MK ^{[1
]}

Choi, K ^{[1
]}

Searle, J ^{[1
]}

Bult, K ^{[1
]}

Cameron, K ^{[1
]}

Demas, J ^{[1
]}

Reames, C ^{[1
]}

Samueli, H ^{[1
]}

机构：

[1] Broadcom Corp, Irvine, CA 92618 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1999年 / 34卷 / 11期

关键词：

Analog to digital conversion - CMOS integrated circuits - Data communication systems - Decoding - Demodulation - Digital filters - Error analysis - Error correction - Microprocessor chips - Quadrature phase shift keying - Signal receivers - Timing circuits;

D O I：

10.1109/4.799874

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a complete single-chip universal digital satellite receiver supporting all current DBS system standards. The mired-signal device accepts a modulated data stream at up to 90 Mbps and delivers a demodulated, error-corrected output data stream. The IC features an analog front end with 480-MHz intermediate-frequency downconversion and dual 8-bit analog-to-digital converters, an all-digital BPSK/QPSK/OQPSK variable-rate receiver supporting 1-45-MBaud operation with phase/frequency recovery, variable-rate digital filters, square-root Nyquist matched filters, acquisition and tracking loops, and a DVB/DSS/DigiCipher I/II-compliant concatenated Viterbi/Reed-Solomon forward error correction decoder with on-chip deinterleaver RAM. All required clocks are generated on chip from a single reference crystal. The chip contains 1.2 million transistors in a die area of 22 mm(2) and was implemented in a single-poly 0.35-mu m CMOS process with four layers of metal.

引用

页码：1634 / 1646

页数：13

共 50 条

[31] Single-chip AFM array with integrated digital controllers
Volden, T
Barrettino, D
Hafizovic, S
Kirstein, KU
Hierlemann, A
Baltes, H
PROCEEDINGS OF THE IEEE SENSORS 2004, VOLS 1-3, 2004, : 1228 - 1231
[32] DESIGN OF A SINGLE-CHIP DIGITAL LATTICE EQUALIZER FILTER
KANOPOULOS, N
KONSTANTINIDES, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) : 1235 - 1241
[33] TRENDS IN SINGLE-CHIP PROGRAMMABLE DIGITAL SIGNAL PROCESSORS
KNEIB, KN
ELECTRICAL COMMUNICATION, 1985, 59 (03): : 312 - 319
[34] SINGLE-CHIP IMAGE SENSORS WITH A DIGITAL PROCESSOR ARRAY
FORCHHEIMER, R
CHEN, KP
SVENSSON, C
ODMARK, A
JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 5 (2-3): : 121 - 131
[35] A CMOS Single-Chip for 868 MHz and 915 MHz Bands Wireless Sensor Network Applications
Kang, Hoyong
Trung-Kien Nguyen
Kim, Eun-Hee
Pyo, Cheol Sig
Kim, Changwan
Jang, Youn-Seon
2013 INTERNATIONAL CONFERENCE ON ICT CONVERGENCE (ICTC 2013): FUTURE CREATIVE CONVERGENCE TECHNOLOGIES FOR NEW ICT ECOSYSTEMS, 2013, : 30 - 35
[36] A single-chip HDTV A/V decoder for low cost DTV receiver
Bae, SO
Kim, S
Min, SJ
Kim, W
Min, CH
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 887 - 893
[37] Integration of A Consumer Single-chip Receiver for Multi-Constellation GNSS
Weng, Chin-Tang
Chen, Chih-Wei
Huang, Sheng-Yu
Li, Kuan-I
PROCEEDINGS OF THE 25TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS 2012), 2012, : 2978 - 2985
[38] A 0.5-MHZ-0.9MHZ SINGLE-CHIP NMOS PLL LSI FOR FREQUENCY-SYNTHESIZER
YAMASE, S
ANDO, R
KIMURA, K
OZAWA, T
DASAI, F
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1988, 34 (03) : 660 - 666
[39] A 250-MHz single-chip multiprocessor for audio and video signal processing
Koyama, T
Inoue, K
Hanaki, H
Yasue, M
Iwata, E
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) : 1768 - 1774
[40] The design of a single-chip CMOS 900 MHz spread-spectrum transceiver
Abidi, AA
IEEE ISSSTA '96 - IEEE FOURTH INTERNATIONAL SYMPOSIUM ON SPREAD SPECTRUM TECHNIQUES & APPLICATIONS, PROCEEDINGS, VOLS 1-3, 1996, : 10 - 17

← 1 2 3 4 5 →