A single-chip universal digital satellite receiver with 480-MHz IF input

被引：5

作者：

Kwentus, AY ^{[1
]}

Pai, P ^{[1
]}

Jaffe, S ^{[1
]}

Gomez, R ^{[1
]}

Tsai, S ^{[1
]}

Kwan, T ^{[1
]}

Hung, HT ^{[1
]}

Shin, YJ ^{[1
]}

Hue, V ^{[1
]}

Cheung, D ^{[1
]}

Khan, RA ^{[1
]}

Ward, CM ^{[1
]}

Ku, MK ^{[1
]}

Choi, K ^{[1
]}

Searle, J ^{[1
]}

Bult, K ^{[1
]}

Cameron, K ^{[1
]}

Demas, J ^{[1
]}

Reames, C ^{[1
]}

Samueli, H ^{[1
]}

机构：

[1] Broadcom Corp, Irvine, CA 92618 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1999年 / 34卷 / 11期

关键词：

Analog to digital conversion - CMOS integrated circuits - Data communication systems - Decoding - Demodulation - Digital filters - Error analysis - Error correction - Microprocessor chips - Quadrature phase shift keying - Signal receivers - Timing circuits;

D O I：

10.1109/4.799874

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a complete single-chip universal digital satellite receiver supporting all current DBS system standards. The mired-signal device accepts a modulated data stream at up to 90 Mbps and delivers a demodulated, error-corrected output data stream. The IC features an analog front end with 480-MHz intermediate-frequency downconversion and dual 8-bit analog-to-digital converters, an all-digital BPSK/QPSK/OQPSK variable-rate receiver supporting 1-45-MBaud operation with phase/frequency recovery, variable-rate digital filters, square-root Nyquist matched filters, acquisition and tracking loops, and a DVB/DSS/DigiCipher I/II-compliant concatenated Viterbi/Reed-Solomon forward error correction decoder with on-chip deinterleaver RAM. All required clocks are generated on chip from a single reference crystal. The chip contains 1.2 million transistors in a die area of 22 mm(2) and was implemented in a single-poly 0.35-mu m CMOS process with four layers of metal.

引用

页码：1634 / 1646

页数：13

共 50 条

[21] A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology
Crols, J
Steyaert, MSJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) : 1483 - 1492
[22] A single chip digital satellite receiver with 6-bit A/D converter
Choi, YS
Lee, SJ
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (04) : 1183 - 1189
[23] A SINGLE-CHIP CONTROLLER FOR DIGITAL ANSWERING MACHINES
INTRATER, G
FALIK, O
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (01) : 45 - 48
[24] RETRACTED: A single-chip digitally enhanced radio receiver for DBS satellite TV applications (Retracted Article)
Maxim, A.
Poorfard, R.
Johnson, R.
Crawley, P.
Kao, J.
Dong, Z.
Chennam, M.
Trager, D.
Reid, M.
2008 IEEE RADIO AND WIRELESS SYMPOSIUM, VOLS 1 AND 2, 2008, : 787 - +
[25] DIGITAL RATEMETER IMPLEMENTED BY SINGLE-CHIP MICROCOMPUTER
VLADIMIROV, EN
SAREVA, TP
EBRIL, LY
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1986, 29 (05) : 1063 - 1066
[26] Single-chip solution for TV, VCR and satellite tuners
不详
MICROELECTRONICS JOURNAL, 1995, 26 (08) : R5 - R5
[27] A 220 GHz single-chip receiver MMIC with integrated antenna
Gunnarsson, Sten E.
Wadefalk, Niklas
Svedin, Jan
Cherednichenko, Sergey
Angelov, Iltcho
Zirath, Herbert
Kallfass, Ingmar
Leuther, Arnulf
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2008, 18 (04) : 284 - 286
[28] LOW-POWER SINGLE-CHIP FM-RECEIVER
BAKER, E
ELECTRONICS WORLD & WIRELESS WORLD, 1995, (1710): : 410 - 412
[29] A SINGLE-CHIP DIGITAL SIGNAL PROCESSOR FOR TELECOMMUNICATION APPLICATIONS
NISHITANI, T
MARUTA, R
KAWAKAMI, Y
GOTO, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (04) : 372 - 376
[30] ARE SINGLE-CHIP MICROCOMPUTERS THE UNIVERSAL LOGIC OF THE 1980S
CUSHMAN, RH
EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (01): : 83 - 89

← 1 2 3 4 5 →