ADC Testing With Verification

被引:7
|
作者
Fodor, Balazs [1 ]
Kollar, Istvan [2 ]
机构
[1] Tech Univ Carolo Wilhelmina Braunschweig, Inst Commun Technol, D-38106 Braunschweig, Germany
[2] Budapest Univ Technol & Econ, Dept Measurement & Informat Syst, H-1521 Budapest, Hungary
基金
匈牙利科学研究基金会;
关键词
ADC test; analog-to-digital converter (ADC); effective number of bits (ENOB); elimination of samples; IEEE Standard 1241-2000; least-squares (LS) fit; noise estimation; sine wave fitting; sine wave test;
D O I
10.1109/TIM.2008.928404
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An important method for analog-to-digital-converter (ADC) testing is sine wave fitting. In this method, the device is excited with a sine wave, and another sine wave is fitted to the samples at the output of the ADC. The acquisition device can be analyzed by looking at the differences between the fitted signal and the samples. The fit is done using the least-squares (LS) method. If the samples of the error (the difference between the fitted signal and the samples) were random and independent of each other and of the signal, the LS fit would have very good properties. However, when the error is dominated by quantization error, particularly when a low bit number is used or the level of the measured noise is low, these conditions are not fulfilled. The estimation will be biased, and therefore, it must be corrected. The independence of the error samples is more or less true if the sine wave is noisy or dither is used. In these cases, the correction is not necessary. Therefore, it is reasonable to analyze the effect of the potentially unnecessary correction to noisy data, and it is desirable to determine the magnitude of the noise from the measurements. In this paper, these two questions are investigated. The variance of the corrected estimator. is investigated, and a new noise estimation method is developed and analyzed.
引用
收藏
页码:2762 / 2768
页数:7
相关论文
共 50 条
  • [21] Introduction to special issue on ADC modelling and testing - 7th workshop on ADC modelling and testing
    Daponte, P
    Michaeli, L
    MEASUREMENT, 2004, 35 (02) : 109 - 113
  • [22] Introduction to special issue on ADC modelling and testing - 3rd workshop on ADC modelling and testing
    Daponte, P
    Michaeli, L
    MEASUREMENT, 2000, 28 (02) : 61 - 64
  • [23] Multi-Histogram ADC BIST System for ADC Linearity Testing
    Chan, Koay Soon
    Nordin, Nuzrul Fahmi
    Chan, Kim Chon
    Lok, Terk Zyou
    Yong, Chee Wai
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 213 - 214
  • [24] FM and QAM Signals for ADC Testing
    Vedral, Josef
    Fexa, Pavel
    Svatos, Jakub
    2010 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2010, : 359 - 362
  • [25] Analog BIST generator for ADC testing
    Bernard, S
    Azaïs, F
    Bertrand, Y
    Renovell, M
    2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 338 - 346
  • [26] ADC standard and testing in Japanese industry
    Kobayashi, H
    Kobayashi, K
    Sakayori, H
    Kimura, Y
    COMPUTER STANDARDS & INTERFACES, 2001, 23 (01) : 57 - 64
  • [27] Development of large software for the ADC testing
    Cesak, Petr
    Roztocil, Jaroslav
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 1979 - 1981
  • [28] New trends in ADC testing and modelling
    Haasz, V
    COMPUTER STANDARDS & INTERFACES, 2004, 26 (01) : 1 - 2
  • [29] A METHOD OF TESTING ADC FOR DYNAMIC NONLINEARITY
    ZAGURSKII, VY
    SEMENOVA, NY
    MEASUREMENT TECHNIQUES USSR, 1989, 32 (09): : 835 - 837
  • [30] Histogram Based Testing Strategy for ADC
    Ting, Hsin-Wen
    Liu, Bin-Da
    Chang, Soon-Jyh
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 51 - +