Carrier Mobility Variations in Self-aligned Germanium MOS Transistors

被引：1

作者：

Low, Y. H. ^{[1
]}

Tantraviwat, D. ^{[1
]}

Rainey, P. V. ^{[1
]}

Baine, P. T. ^{[1
]}

McNeill, D. W. ^{[1
]}

Mitchell, S. J. N. ^{[1
]}

Armstrong, B. M. ^{[1
]}

Gamble, H. S. ^{[1
]}

机构：

[1] Queens Univ Belfast, Sch Elect Elect Engn & Comp Sci, Belfast BT9 5AH, Antrim, North Ireland

来源：

ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 6: NEW MATERIALS, PROCESSES, AND EQUIPMENT | 2010年 / 28卷 / 01期

关键词：

GE;

D O I：

10.1149/1.3375587

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

Tungsten gate germanium MOS transistors have been manufactured on bulk germanium platforms. Hole mobility in the range 450 cm(2)/Vs has been achieved on bulk germanium, but mobility is reduced during the densification of thinner dielectrics at 600 degrees C. This may be due to the formation of volatile GeO at the interface during densification. Low temperature measurements of the thinner dielectric device indicate that lattice scattering is dominant at room temperature for the device where the densification was omitted and the excellent subthreshold slopes at low temperatures also indicate devices of good quality.

引用

页码：43 / 49

页数：7

共 50 条

[41] NOVEL SUBMICROMETER MOS DEVICES BY SELF-ALIGNED NITRIDATION OF SILICIDE
KANEKO, H
KOYANAGI, M
SHIMIZU, S
KUBOTA, Y
KISHINO, S
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1702 - 1709
[42] Double-polysilicon self-aligned lateral bipolar transistors
Pengpad, P.
Bagnall, D. M.
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2008, 19 (02) : 183 - 187
[43] ON THE PUNCHTHROUGH CHARACTERISTICS OF ADVANCED SELF-ALIGNED BIPOLAR-TRANSISTORS
CHUANG, CT
TANG, DDL
LI, GP
HACKBARTH, E
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (07) : 1519 - 1524
[44] All Inkjet Printed Self-Aligned Transistors and Circuits Applications
Tseng, Huai-Yuan
Subramanian, Vivek
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 363 - 366
[45] Germanium Spherical Quantum-Dot Single-Hole Transistors With Self-Organized Tunnel Barriers and Self-Aligned Electrodes
Lai, Chi-Cheng
Pan, R. C.
Wang, I-Hsiang
George, T.
Lin, Horng-Chih
Li, Pei-Wen
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2023, 11 : 54 - 59
[46] A Fast, Decentralized, Self-Aligned Carrier Method for Multicellular Converters
Phan, Quoc Dung
Gateau, Guillaume
Nguyen, Phu Cong
Cousineau, Marc
To, Huu Phuc
Nguyen, Bao Anh
Veit, Lucas
De Milly, Romain
Hillesheim, M. Mannes
APPLIED SCIENCES-BASEL, 2021, 11 (01): : 1 - 34
[47] High-Performance CVD MoS2 Transistors with Self-Aligned Top-Gate and Bi Contact
Li, Weisheng
Fan, Dongxu
Shao, Liangwei
Huang, Futao
Liang, Lei
Li, Taotao
Xu, Yifei
Tu, Xuecou
Wang, Peng
Yu, Zhihao
Shi, Yi
Qiu, Hao
Wang, Xinran
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
[48] Self-Aligned Block and Fully Self-Aligned Via for iN5 Metal 2 Self-Aligned Quadruple Patterning
Vincent, Benjamin
Franke, Joern-Holger
Juncker, Aurelie
Lazzarino, Frederic
Murdoch, Gayle
Halder, Sandip
Ervin, Joseph
EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IX, 2018, 10583
[49] Application of self-aligned amorphous Si thin-film transistors
Lu, J.P.
Mei, P.
Chua, C.
Ho, J.
Wang, Y.
Boyce, J.B.
Lujan, R.
Materials Research Society Symposium - Proceedings, 1999, 557 : 647 - 652
[50] A MOS-TRANSISTOR WITH SELF-ALIGNED POLYSILICON SOURCE-DRAIN
HUANG, TY
WU, IW
CHEN, JY
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (05) : 314 - 316

← 1 2 3 4 5 →