A novel approach to characterization of progressive breakdown in high-k/metal gate stacks

被引：34
|
作者：
Pagano, R. [1 ]
Lombardo, S. [1 ]
Palumbo, F. [2 ]
Kirsch, P. [3 ,4 ]
Krishnan, S. A. [3 ,4 ]
Young, C. [3 ]
Choi, R. [3 ]
Bersuker, G. [3 ]
Stathis, J. H. [4 ]
机构：
[1] CNR, IMM, I-95121 Catania, Italy
[2] CNEA, CONICET, Buenos Aires, DF, Argentina
[3] SEMATECH, Austin, TX 78741 USA
[4] IBM Res Div, Yorktown Hts, NY 10598 USA
来源：
MICROELECTRONICS RELIABILITY | 2008年 / 48卷 / 11-12期
关键词：
D O I：
10.1016/j.microrel.2008.07.071
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Dielectric breakdown (BD) of nFETs with TiN metal gates and HfO2/interfacial layer with 1.09 nm EOT is studied. Occurrence of progressive BD at low current levels is demonstrated. A new measurement methodology for extraction of the PBD time and its dependence on gate voltage are reported. (C) 2008 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1759 / 1764
页数：6
相关论文
共 50 条
  • [41] Backside versus frontside advanced chemical analysis of high-k/metal gate stacks
    Martinez, E.
    Saidj, B.
    Veillerot, M.
    Caubet, P.
    Fabbri, J-M.
    Piallat, F.
    Gassilloud, R.
    Schamm-Chardon, S.
    JOURNAL OF ELECTRON SPECTROSCOPY AND RELATED PHENOMENA, 2015, 203 : 1 - 7
  • [42] Interfacial layer optimization of high-k/metal gate stacks for low temperature processing
    Linder, Barry P.
    Narayanan, Vijay
    Cartier, Eduard A.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1632 - 1634
  • [43] Characterization of high-K/metal gate using picosecond ultrasonics
    Hsieh, D. B.
    Tsai, T. C.
    Huang, S. F.
    Yang, Y. R.
    Yang, C. L.
    Wu, J. Y.
    Dai, J.
    Chen, J.
    Tan, J.
    Mukundhan, P.
    MICROELECTRONIC ENGINEERING, 2011, 88 (05) : 583 - 588
  • [44] Dielectric breakdown in a 45 nm high-k/metal gate process technology
    Prasad, C.
    Agostinelli, M.
    Auth, C.
    Brazier, M.
    Chau, R.
    Dewey, G.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Jopling, J.
    Kavalieros, J.
    Kotlyar, R.
    Kuhn, M.
    Kuhn, K.
    Maiz, J.
    McIntyre, B.
    Metz, M.
    Mistry, K.
    Pae, S.
    Rachmady, W.
    Ramey, S.
    Roskowski, A.
    Sandford, J.
    Thomas, C.
    Wiegand, C.
    Wiedemer, J.
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 667 - +
  • [45] Influence of Frequency Dependent Time to Breakdown on High-K/Metal Gate Reliability
    Knebel, Steve
    Kupke, Steve
    Schroeder, Uwe
    Slesazeck, Stefan
    Mikolajick, Thomas
    Agaiby, Rimoon
    Trentzsch, Martin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (07) : 2368 - 2371
  • [46] High-K gate stack breakdown statistics modeled by correlated interfacial layer and high-k breakdown path
    Ribes, G.
    Mora, P.
    Monsieur, F.
    Rafik, M.
    Guarin, F.
    Yang, G.
    Roy, D.
    Chang, W. L.
    Stathis, J.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 364 - 368
  • [47] Influence of interlayer properties on the characteristics of high-k gate stacks
    Engstrom, O.
    Mitrovic, I. Z.
    Hall, S.
    SOLID-STATE ELECTRONICS, 2012, 75 : 63 - 68
  • [48] Metal/High-k/Metal Nanocrystal/SiO2 Gate Stacks for NAND Flash Applications
    Mahapatra, Souvik
    Singh, Pawan K.
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 7, 2009, 25 (06): : 481 - 490
  • [49] Threshold voltage instabilities in high-k gate dielectric stacks
    Zafar, S
    Kumar, A
    Gusev, E
    Cartier, E
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 45 - 64
  • [50] Density functional theory of high-k dielectric gate stacks
    Demkov, Alexander A.
    Sharia, Onise
    Luo, Xuhui
    Lee, Jaekwang
    MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 686 - 693
12345