共 50 条
- [31] Design of Dynamic Digital Circuits with n-Channel Multiple-Input Floating-Gate Transistors 2014 IEEE 12TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC)/2014 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING (EMBEDDEDCOM)/2014 IEEE 12TH INTERNATIONAL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING (PICOM), 2014, : 447 - 452
- [33] Design of a Low Power Full Adder with a Two Transistor EX-OR Gate Using Gate Diffusion Input of 90 nm ICCCE 2018, 2019, 500 : 403 - 410
- [34] Low-Power Null Convention Logic Multiplier Design Based On Gate Diffusion Input Technique 2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 233 - 234
- [35] Low-Power Null Convention Logic Design Based On Modified Gate Diffusion Input Technique PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 21 - 22
- [37] Design and Implementation of CNTFET-Based Reversible Combinational Digital Circuits Using the GDI Technique for Ultra-low Power Applications BioNanoScience, 2020, 10 : 1063 - 1083
- [38] Design of Low Power Operational Amplifier and Digital Latch Circuits using Power Efficient Charge Steering Technique 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 316 - 321
- [39] Low Power-Area Efficient Compressor Design for Fast Digital Arithmetic Integrated Circuits PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1510 - 1513
- [40] Design and optimization of low-voltage low-power quasi-floating gate digital circuits Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 132 - 136