Gate-diffusion input (GDI) - A novel power efficient method for digital circuits: A design methodology

被引:15
|
作者
Morgenshtein, A [1 ]
Fish, A [1 ]
Wagner, IA [1 ]
机构
[1] Technion Israel Inst Technol, Dept Biomed Engn, IL-32000 Haifa, Israel
关键词
D O I
10.1109/ASIC.2001.954670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
GDI (Gate Diffusion Input) - a new technique of low power digital combinatorial circuit design is described. This technique allows reducing power consumption, delay and area of digital circuits, while maintaining low complexity of logic design. A detailed design methodology is described. Performance comparison with traditional CMOS and PTL design techniques is presented. The different methods are compared with respect to the layout area, number of devices, delay and power dissipation. Several logic circuits have been implemented in various design styles. Their properties are discussed, simulation results are reported.
引用
收藏
页码:39 / 43
页数:5
相关论文
共 50 条
  • [31] Design of Dynamic Digital Circuits with n-Channel Multiple-Input Floating-Gate Transistors
    Hang, Guoqiang
    Zhou, Xuanchang
    Hu, Xiaohui
    2014 IEEE 12TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC)/2014 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING (EMBEDDEDCOM)/2014 IEEE 12TH INTERNATIONAL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING (PICOM), 2014, : 447 - 452
  • [32] Design of low power and high read stability 8T-SRAM memory based on the modified Gate Diffusion Input (m-GDI) in 32 nm CNTFET technology
    Abiri, Ebrahim
    Darabi, Abdolreza
    MICROELECTRONICS JOURNAL, 2015, 46 (12) : 1351 - 1363
  • [33] Design of a Low Power Full Adder with a Two Transistor EX-OR Gate Using Gate Diffusion Input of 90 nm
    Reddy, J. Nageswara
    Reddy, G. Karthik
    Reddy, V. Padmanabha
    ICCCE 2018, 2019, 500 : 403 - 410
  • [34] Low-Power Null Convention Logic Multiplier Design Based On Gate Diffusion Input Technique
    Metku, Prashanthi
    Kim, Kyung Ki
    Kim, Yong-Bin
    Choi, Minsu
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 233 - 234
  • [35] Low-Power Null Convention Logic Design Based On Modified Gate Diffusion Input Technique
    Metku, Prashanthi
    Seva, Ramu
    Kim, Kyung Ki
    Kim, Yong-Bin
    Choi, Minsu
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 21 - 22
  • [36] Design and Implementation of CNTFET-Based Reversible Combinational Digital Circuits Using the GDI Technique for Ultra-low Power Applications
    Shaveisi, Maryam
    Rezaei, Abbas
    BIONANOSCIENCE, 2020, 10 (04) : 1063 - 1083
  • [37] Design and Implementation of CNTFET-Based Reversible Combinational Digital Circuits Using the GDI Technique for Ultra-low Power Applications
    Maryam Shaveisi
    Abbas Rezaei
    BioNanoScience, 2020, 10 : 1063 - 1083
  • [38] Design of Low Power Operational Amplifier and Digital Latch Circuits using Power Efficient Charge Steering Technique
    Ranjan, Raju
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 316 - 321
  • [39] Low Power-Area Efficient Compressor Design for Fast Digital Arithmetic Integrated Circuits
    Dhivyakala, K.
    Selvan, P.
    Kavitha, A.
    PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1510 - 1513
  • [40] Design and optimization of low-voltage low-power quasi-floating gate digital circuits
    Townsend, KA
    Haslett, JW
    Iniewski, K
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 132 - 136