Dual-gate SOI MOSFETs: Physics and potential

被引：0
|
作者：
Colinge, JP
机构：
来源：
PROCEEDINGS OF THE SEVENTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES | 1996年 / 96卷 / 03期
关键词：
D O I：
暂无
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
Dual-gate SOI MOSFETs offer the ultimate benefits of fully depleted SOI devices. Body-effect and short-channel effects are minimized, provided the silicon film thickness ii; scaled down appropriately as a function of gate length. Volume inversion offers superior transconductance when the device operates near threshold. Excellent behavior of dual-gate transistors is obtained in hostile environments such as high temperature and radiations (total dose and SEU). Finally, thin-film dual-gate transistors operating at low temperature present quantum effects due to two-dimensional carrier confinement.
引用
收藏
页码：271 / 286
页数：16
相关论文
共 50 条
  • [21] A New Transistor of Dual-Gate SOI And Evidence For Diminished Short Channel Effects
    Anvarifard, Mohamad Kazem
    Armaki, Mandi Gordi
    Hosseini, Seyed Ebrahim
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 29 - 32
  • [22] SUBTHRESHOLD BEHAVIOR AND THRESHOLD VOLTAGES OF SHORT-CHANNEL DUAL-GATE MOSFETS
    BARSAN, RM
    VANDEWIELE, F
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) : 626 - 635
  • [23] Simulation and Characterization of Dual-Gate SOI MOSFET, On-chip Fabricated with ISFET
    Yadav, J.
    Sinha, S.
    Sharma, A.
    Chaudhary, R.
    Mukhiya, R.
    Sharma, R.
    Khanna, V. K.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [24] DUAL-GATE NANOSTRUCTURED SILICON MOSFETS - FABRICATION AND LOW-TEMPERATURE CHARACTERIZATION
    DEGRAAF, C
    CARO, J
    HEYERS, K
    RADELAAR, S
    MICROELECTRONIC ENGINEERING, 1993, 21 (1-4) : 405 - 408
  • [25] The effects of nitrogen implant into gate electrode on the characteristics of dual-gate MOSFETs with ultra-this oxide and oxynitrides
    Chou, AI
    Lin, C
    Kumar, K
    Chowdhury, P
    Gardner, M
    Gilmer, M
    Fulford, J
    Lee, JC
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 174 - 177
  • [26] Ultralow turnoff loss dual-gate SOI LIGBT with trench gate barrier and carrier stored layer
    何逸涛
    乔明
    张波
    Chinese Physics B, 2016, (12) : 428 - 433
  • [27] Ultralow turnoff loss dual-gate SOI LIGBT with trench gate barrier and carrier stored layer
    He, Yi-Tao
    Qiao, Ming
    Zhang, Bo
    CHINESE PHYSICS B, 2016, 25 (12)
  • [28] Multi-gate SOI MOSFETs
    Colinge, J. P.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2071 - 2076
  • [29] Multiple-gate SOI MOSFETs
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 897 - 905
  • [30] ADJUSTABLE CONFINEMENT OF THE ELECTRON-GAS IN DUAL-GATE SILICON-ON-INSULATOR MOSFETS
    CRISTOLOVEANU, S
    IOANNOU, DE
    SUPERLATTICES AND MICROSTRUCTURES, 1990, 8 (01) : 131 - 135
12345