A Floorplan Method for ASIC Designs of Asynchronous Circuits with Bundled-data Implementation

被引：0
|
作者：
Iizuka, Minoru [1 ]
Saito, Hiroshi [1 ]
机构：
[1] Univ Aizu, Aizu Wakamatsu, Fukushima 9658580, Japan
来源：
2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2013年
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This study proposes a floorplan method for asynchronous circuits with bundled-data implementation to support ASIC designs. The proposed method based on Simulated Annealing (SA) and sequence-pair minimizes both latency and chip size of bundled-data implementation considering setup constraints. In the experiments, the floorplan results obtained by the proposed method are evaluated in terms of latency and chip size by changing parameters of SA and weights for latency and chip size.
引用
收藏
页数：4
相关论文
共 46 条
  • [31] Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication
    Tugsinavisut, S
    Hong, Y
    Kim, D
    Kim, K
    Beerel, PA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (04) : 448 - 461
  • [32] DES Algorithm Realization in Asynchronous Circuit Using Four-Phase Bundled-Data
    Liu, Jingjing
    Chen, Guanghua
    Ma, Shiwei
    Zeng, Weimin
    Wang, Mingyu
    LIFE SYSTEM MODELING AND SIMULATION, 2014, 461 : 329 - 338
  • [33] From Signal Transition Graphs to Timing Closure: Application to Bundled-Data Circuits
    Gimenez, Gregoire
    Simatic, Jean
    Fesque, Laurent
    2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2019), 2019, : 86 - 95
  • [34] An Asynchronous Bundled-Data Barrel Shifter Design That Incorporates a Deterministic Completion Detection Technique
    Srivastava, Pallavi
    Chung, Edwin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 1667 - 1671
  • [35] Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits
    Heck, Guilherme
    Heck, Leandro S.
    Singhvi, Ajay
    Moreira, Matheus T.
    Beerel, Peter A.
    Calazans, Ney L. V.
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 321 - 326
  • [36] A Path Towards Average-Case Silicon via Asynchronous Resilient Bundled-data Design
    Beerel, Peter A.
    Calazans, Ney
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 161 - 164
  • [37] Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow
    Miorandi, Gabriele
    Balboni, Marco
    Nowick, Steven M.
    Bertozzi, Davide
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2017, : 10 - 17
  • [38] FPGA based Asynchronous Pipelined Viterbi Decoder using Two Phase Bundled-Data Protocol
    Santhi, M.
    Lakshminarayanan, G.
    Varadhan, Surya Vamshi
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 314 - 317
  • [39] Soft Error Detection and Correction Architecture for Asynchronous Bundled Data Designs
    Kuentzer, Felipe A.
    Krstic, Milos
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4883 - 4894
  • [40] A Prediction Model for Implementing DVS in Single-Rail Bundled-Data Handshake-Free Asynchronous
    Benyoussef, Maryem
    Thibeault, Claude
    Savaria, Yvon
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
12345