The economics of system-level testing

被引：8
|
作者：
Farren, D [1 ]
Ambler, T [1 ]
机构：
[1] UNIV TEXAS,AUSTIN,TX 78712
来源：
IEEE DESIGN & TEST OF COMPUTERS | 1997年 / 14卷 / 03期
关键词：
D O I：
10.1109/54.605996
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Competitive pressure to streamline system-level test without affecting product quality is mounting. Identifying the features unique to system-level testing, the authors present key results of production testing hosed on a new test cost model.
引用
收藏
页码：51 / 58
页数：8
相关论文
共 50 条
  • [41] System-level abstraction semantics
    Gerstlauer, A
    Gajski, DD
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 231 - 236
  • [42] System-Level Retiming and Pipelining
    Venkataramani, Girish
    Gu, Yongfeng
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 80 - 87
  • [43] System-Level Interconnect Prediction
    Stroobandt, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (02) : 175 - 176
  • [44] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [45] System-level virtual prototyping
    Emery, PJ
    COMPUTER GRAPHICS WORLD, 1999, 22 (05) : 22 - 22
  • [46] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [47] System-level interconnect prediction
    Kahng, AB
    Stroobandt, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 637 - 638
  • [48] System-level modelling in VHDL
    Woo, A.C.
    Peppard, L.E.
    Microelectronics Journal, 1992, 23 (03) : 223 - 230
  • [49] SAFE SYSTEM-LEVEL DIAGNOSIS
    VAIDYA, NH
    PRADHAN, DK
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (03) : 367 - 370
  • [50] System-level power optimization
    Nebel, W
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 27 - 34
12345