Using EventB to Create a Virtual Machine Instruction Set Architecture

被引:0
|
作者
Wright, Stephen [1 ]
机构
[1] Univ Bristol, Dept Comp Sci, Bristol BS8 1TH, Avon, England
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A Virtual Machine (VM) is a program running on a conventional microprocessor that emulates the binary instruction set, registers, and memory space of an idealized computing machine, a well-known example being the Java Virtual Machine (JVM). Despite there being many binary Instruction Set Architectures (ISA) in existence, all share a set of core properties which have been tailored to their particular applications. An abstract model may capture these generic properties and be subsequently refined to a particular machine, providing a reusable template for development of formally proven ISAs: this is a task to which the EventB [16,181 notation is well suited. This paper describes a project to use the RODIN tool-set [24] to perform such a process, ultimately producing the MIDAS (Microprocessor Instruction and Data Abstraction System) VM, capable of running binary executables compiled From high-level languages such as C [9]. The abstract model is incrementally refined to a model capable of automatic translation to C source code, and compilation for a hardware platform using a standard compiler. A second C compiler, targeted to the VM itself, allows C programs to be executed on it.
引用
收藏
页码:265 / 279
页数:15
相关论文
共 50 条
  • [11] THE POWERPC USER INSTRUCTION SET ARCHITECTURE
    DIEFENDORFF, K
    SILHA, E
    IEEE MICRO, 1994, 14 (05) : 30 - 41
  • [12] Machine Instruction Analysis for DCT Algorithm using DLX Architecture
    Dyanneley, Believa
    Karna, Nyoman
    Patmasari, Raditiana
    Kim, Dong-Seong
    2020 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY SYSTEMS AND INNOVATION (ICITSI), 2020, : 167 - 171
  • [13] Using GUI of Matlab to create a virtual laboratory to study an induction machine
    Petropol-Serb, Gabriela Dana
    Petropol-Serb, Ion
    Campeanu, Aurel
    Petrisor, Arica
    EUROCON 2007: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOLS 1-6, 2007, : 1452 - 1457
  • [14] Instruction set architecture to control instruction fetch on pipelined processors
    Okamoto, S
    Sowa, M
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 121 - 124
  • [15] A GHC ABSTRACT MACHINE AND INSTRUCTION SET
    LEVY, J
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 225 : 157 - 171
  • [16] THE CLIPPER PROCESSOR - INSTRUCTION SET ARCHITECTURE AND IMPLEMENTATION
    HOLLINGSWORTH, W
    SACHS, H
    SMITH, AJ
    COMMUNICATIONS OF THE ACM, 1989, 32 (02) : 200 - 219
  • [17] THE INSTRUCTION SET ARCHITECTURE OF THE INFERENCE PROCESSOR UNIREDII
    SHIMADA, K
    KOIKE, H
    TANAKA, H
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 23 : 117 - 128
  • [18] eQASM: An Executable Quantum Instruction Set Architecture
    Fu, X.
    Riesebos, L.
    Rol, M. A.
    van Straten, J.
    van Someren, J.
    Khammassi, N.
    Ashraf, I.
    Vermeulen, R. F. L.
    Newsum, V.
    Loh, K. K. L.
    de Sterke, J. C.
    Vlothuizen, W. J.
    Schouten, R. N.
    Almudever, C. G.
    DiCarlo, L.
    Bertels, K.
    2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2019, : 224 - 237
  • [19] Formalizing GPU Instruction Set Architecture in Coq
    Bhatia, Nitin
    D'Souza, Meenakshi
    Chakrabarti, Sujit Kumar
    PROCEEDINGS OF THE 12TH INNOVATIONS ON SOFTWARE ENGINEERING CONFERENCE (ISEC), 2019,
  • [20] Instruction set architecture enhancements for video processing
    van de Waerdt, JW
    Vassiliadis, S
    16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 146 - 153