A Novel Method for Design and Implementation of Low Power, High Stable SRAM cell

被引：0

作者：

Sharma, Ashish Kumar ^{[1
]}

Ravi, V. ^{[1
]}

机构：

[1] VIT Univ, Sch Elect Engn, Madras, Tamil Nadu, India

来源：

2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2) | 2017年

关键词：

ICRIT; N-Curve; SNM (Static noise margin); WTI (Write trip current); ADM (Access disturb margin); FF (fast fast); FS (fast slow); SF (slow fast); SS (slow slow); TT (typical typical);

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

SRAM is widely used cache memory in the world. Materialization of low power SRAM with highest stability is a need of the hour. As from many years the requirement of fast and low power devices are augmenting. In this paper, in first part described about stability analysis from ADM (extract from N-Curve). After that information about leakage power is given. One 8T SRAM circuit is proposed with low power and highest probable stability. This paper promises reduction in power by 66%. The stability of the cell is also increased, i.e. WNM increased by 15.9%; penalty is in RNM by 7.9 %.

引用

页码：112 / 116

页数：5

共 50 条

[31] A Novel Design of Low Power Nonvolatile 10T1R SRAM Cell
Gupta, Neha
Pahuja, Hitesh
Singh, Balwinder
Nagpal, Navneet
2016 5TH INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND EMBEDDED SYSTEMS (WECON), 2016, : 232 - 237
[32] Design of a Low Standby Power CNFET Based SRAM Cell
Emon, Daud Hasan
Mohammad, Nabil
Mominuzzaman, Sharif Mohammad
2012 7TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2012,
[33] Stability Enhancing SRAM cell for low power LUT Design
Swamynathan, S. M.
Bhanumathi, V
MICROELECTRONICS JOURNAL, 2020, 96
[34] Design of SRAM Cell using FinFET for Low Power Applications
Vajeer, Shruthi
Vallab, Lavanya
Yada, Pravalika
Vallem, Sharmila
2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 243 - 247
[35] Novel Low Power FinFET SRAM Cell Design With Better Read and Writabilty For Cache Memory
Patel, Shreyash
Kim, YoungBae
Choi, Ken
2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 44 - 45
[36] Design of highly stable, high speed and low power 10T SRAM cell in 18-nm FinFET technology
Kumar, Appikatla Phani
Lorenzo, Rohit
ENGINEERING RESEARCH EXPRESS, 2023, 5 (03):
[37] The design and implementation of a power efficient embedded SRAM
Chen Pinghua
Liu Yijun
Li Zhenkun
ADVANCED COMPUTER TECHNOLOGY, NEW EDUCATION, PROCEEDINGS, 2007, : 838 - 842
[38] Design and implementation of a power efficient embedded SRAM
Liu, Yijun
Chen, Pinghua
Wang, Wenyan
Li, Zhenkun
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 86 - +
[39] A Stable Low Power Dissipating 9 T SRAM for Implementation of 4 × 4 Memory Array with High Frequency Analysis
Ancy Joy
Jinsa Kuruvilla
Wireless Personal Communications, 2022, 126 : 3305 - 3316
[40] Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications
Erfan Abbasian
Morteza Gholipour
Circuits, Systems, and Signal Processing, 2022, 41 : 5914 - 5932

← 1 2 3 4 5 →