Automated Data Analysis Techniques for a Modern Silicon Debug Environment

被引:0
|
作者
Yang, Yu-Shen [1 ]
Veneris, Andreas [2 ,3 ]
Nicolici, Nicola [4 ]
Fujita, Masahiro [5 ]
机构
[1] Vennsa Technol, Toronto, ON, Canada
[2] Univ Toronto, Dept ECE, Toronto, ON, Canada
[3] Univ Toronto, Dept CS, Toronto, ON, Canada
[4] McMaster Univ, Dept ECE, Hamilton, ON, Canada
[5] Univ Tokyo, VLSI Design Educ Ctr, Tokyo, Japan
关键词
TRACE-SIGNAL SELECTION; SAT; FAULT;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the growing size of modern designs and more strict time-to-market constraints, design errors unavoidably escape pre-silicon verification and reside in silicon prototypes. As a result, silicon debug has become a necessary step in the digital integrated circuit design flow. Although embedded hardware blocks, such as scan chains and trace buffers, provide a means to acquire data of internal signals in real time for debugging, there is a relative shortage in methodologies to efficiently analyze this vast data to identify root-causes. This paper presents an automated software solution that attempts to fill-in the gap. The presented techniques automate the configuration process for trace-buffer based hardware in order to acquire helpful information for debugging the failure, and detect suspects of the failure in both the spatial and temporal domain.
引用
收藏
页码:298 / 303
页数:6
相关论文
共 50 条
  • [1] Automated Silicon Debug Data Analysis Techniques for a Hardware Data Acquisition Environment
    Yang, Yu-Shen
    Keng, Brian
    Nicolici, Nicola
    Veneris, Andreas
    Safarpour, Sean
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 675 - 682
  • [2] Automated Data Analysis Solutions to Silicon Debug
    Yang, Yu-Shen
    Nicolici, Nicola
    Veneris, Andreas
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 982 - +
  • [3] Automating Data Analysis and Acquisition Setup in a Silicon Debug Environment
    Yang, Yu-Shen
    Veneris, Andreas
    Nicolici, Nicola
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (06) : 1118 - 1131
  • [4] Trace techniques in modern debug environments
    Stenko, N
    ELECTRONIC ENGINEERING DESIGN, 2002, 74 (904): : 53 - 56
  • [5] From RTL to Silicon: The Case for Automated Debug
    Veneris, Andreas
    Keng, Brian
    Safarpour, Sean
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [6] Automated Selection of Signals to Observe for Efficient Silicon Debug
    Yang, Joon-Sung
    Touba, Nur A.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 79 - 84
  • [7] Silicon symptoms to solutions: Applying design for debug techniques
    Pyron, C
    Bangalore, R
    Belete, D
    Goertz, J
    Razdan, A
    Younger, D
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 664 - 672
  • [8] An Effective Methodology for Automated Diagnosis of Functional Pattern Failures to Support Silicon Debug
    Gupta, Pallav
    2018 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2018,
  • [9] BackSpace: Formal Analysis for Post-Silicon Debug
    De Paula, Flavio M.
    Gort, Marcel
    Hu, Alan J.
    Wilton, Steven J. E.
    Yang, Jin
    2008 FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2008, : 35 - +
  • [10] Automated spatio-temporal analysis techniques for game environment
    Shin Jin Kang
    Soo Kyun Kim
    Multimedia Tools and Applications, 2015, 74 : 6323 - 6329