Analog/RF Performance of Thin (∼10 nm) HfO2 Ferroelectric FDSOI NCFET at 20 nm Gate Length

被引:0
|
作者
Mehrotra, Shruti [1 ]
Qureshi, Shafi [1 ]
机构
[1] Indian Inst Technol Kanpur, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India
关键词
Analog/RF; HfO2; ferroelectric; Negative capacitance; PGP FDSOI n-MOSFET; PGP FDSOI n-NCFET; Unity short-circuit current gain frequency; NEGATIVE-CAPACITANCE; MOSFET; SOI;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a simulation study of analog/RE performance of PGP FDSOI n-NCFET with a thin (similar to 10 nm) layer of Si doped HfO2 as ferroelectric in the gate stack. A comparison is drawn with the analog/RE performance of the corresponding baseline PGP EDSOI n-MOSFET. The study has been performed at both device level and circuit level. The devices have a metal gate length of 20 nm and the supply voltage is 0.7 V. The f(T) value of FDSOI n-NCFET is seen to be marginally higher than that of the baseline FDSOI n-MOSFET. The frequency response of three basic amplifier topologies, viz., common-source, common gate and source follower using FDSOI n-NCFET have also been discussed in this paper.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Sub-10 nm Ta Channel Responsible for Superior Performance of a HfO2 Memristor
    Hao Jiang
    Lili Han
    Peng Lin
    Zhongrui Wang
    Moon Hyung Jang
    Qing Wu
    Mark Barnell
    J. Joshua Yang
    Huolin L. Xin
    Qiangfei Xia
    Scientific Reports, 6
  • [22] MFSFET with 5 nm Thick Ferroelectric Nondoped HfO2 Gate Insulator Utilizing Low Power Sputtering for Pt Gate Electrode Deposition
    Shin, Joong-Won
    Tanuma, Masakazu
    Ohmi, Shun-ichiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (10) : 578 - 583
  • [23] 50-nm fully depleted SOICMOS technology with HfO2 gate dielectric and TiN gate
    Vandooren, A
    Egley, S
    Zavala, M
    Stephens, T
    Mathew, L
    Rossow, M
    Thean, A
    Barr, A
    Shi, Z
    White, T
    Pham, D
    Conner, J
    Prabhu, L
    Triyoso, D
    Schaeffer, J
    Roan, D
    Nguyen, BY
    Orlowski, M
    Mogab, J
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (04) : 324 - 328
  • [24] 50 nm vertical replacement-gate (VRG) nMOSFETS with ALD HfO2 gate dielectrics
    Hergenrother, JM
    Nigam, T
    Wilk, GD
    Klemens, FP
    Monroe, D
    Sorsch, TW
    Busch, B
    Green, ML
    Muller, DA
    Voyles, PM
    Grazul, JL
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 929 - 942
  • [25] Assessment of Analog/RF performances for 10 nm Tri-metal Gate FinFET
    Nikhil, G. P.
    Routray, S.
    Pradhan, K. P.
    2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [26] 28 nm FDSOI analog and RF Figures of Merit at N2 cryogenic temperatures
    Esfeh, B. Kazemi
    Planes, N.
    Haond, M.
    Raskin, J-P
    Flandre, D.
    Kilchytska, V
    SOLID-STATE ELECTRONICS, 2019, 159 : 77 - 82
  • [27] Ferroelectric properties of HfO2 nanodots with a diameter smaller than 10nm deposited on an ITO bottom electrode
    Shin, Hyun Wook
    Son, Jong Yeog
    APPLIED PHYSICS LETTERS, 2020, 117 (20)
  • [28] Atomic transport and integrity of Al2O3(2.0 nm)/HfO2(2.5 nm) gate stacks on Si
    Miotti, L.
    Pezzi, R. P.
    Copel, M.
    Krug, C.
    Baumvol, I. J. R.
    APPLIED PHYSICS LETTERS, 2007, 90 (05)
  • [29] Analog Synaptic Transistor with Al-Doped HfO2 Ferroelectric Thin Film
    Kim, Duho
    Jeon, Yu-Rim
    Ku, Boncheol
    Chung, Chulwon
    Kim, Tae Heun
    Yang, Sanghyeok
    Won, Uiyeon
    Jeong, Taeho
    Choi, Changhwan
    ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (44) : 52743 - 52753
  • [30] Impact of Gate Underlap Design on Analog and RF Performance for 20nm Tri-Material Double Gate(TMDG) MOSFET
    Rahman, Md. Sazzadur
    Ahmed, Nabil
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 1059 - 1064