Transient analysis of on-chip power distribution networks using equivalent circuit Modeling

被引:0
|
作者
Zhu, P [1 ]
Cai, YC [1 ]
Tan, SXD [1 ]
Luo, ZY [1 ]
Hong, XL [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an efficient method to analyze power distribution networks in the time-domain. Instead of directly analyzing the integration approximated power/ground networks at each time step as previous methods did, the new method first builds the equivalent models for many series RLC-current chains based on their Norton's form companion models in the original networks, and then the Precondition Conjugate Gradient (PCG) based iterative method is used to solve the reduced networks. The solutions of the original networks then are back solved from that of the reduced networks. Our contribution is the introduction of an efficiency algorithm for reducing RLC power/ground network complexities by exploitation of the regularities in the power/ground networks. Experimental results show that the complexities of reduced networks are typically significantly smaller than that of the original circuits, which makes the new algorithm extremely fast. For instance, power/ground networks with more than one million branches can be solved in a few minutes on modern Sun workstations.
引用
收藏
页码:63 / 68
页数:6
相关论文
共 50 条
  • [41] A Power Clamp Circuit Using Current Mirror for On-chip ESD Protection
    Lu, Guangyi
    Wang, Yuan
    Zhang, Xuelin
    Jia, Song
    Zhang, Ganggang
    Zhang, Xing
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 887 - 889
  • [42] Equivalent Circuit Modeling of Multilayered Power/Ground Planes for Fast Transient Simulation
    Watanabe, Takayuki
    Asai, Hideki
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1153 - 1158
  • [43] Effect of substrate resistivity on switching noise in - On-chip power distribution networks
    Mao, JF
    Swaminathan, M
    Libous, J
    O'Connor, D
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 33 - 36
  • [44] Modeling of realistic on-chip power grid using the FDTD method
    Choi, J
    Wan, LX
    Swaminathan, M
    Beker, B
    Master, R
    2002 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2002, : 238 - 243
  • [45] Parallel Partitioning Based On-Chip Power Distribution Network Analysis Using Locality Acceleration
    Zeng, Zhiyu
    Li, Peng
    Feng, Zhuo
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 776 - 781
  • [46] IR-Drop in On-Chip Power Distribution Networks of ICs With Nonuniform Power Consumption
    Rius, Josep
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (03) : 512 - 522
  • [47] Analysis and Modeling of On-Chip Power Combiners and Their Losses in LINC Transmitters
    Koukab, Adil
    Amiri, Omid Talebi
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [48] A Physics-Based Equivalent-Circuit Model for On-Chip Symmetric Transformers With Accurate Substrate Modeling
    Wang, Chuan
    Liao, Huailin
    Xiong, Yongzhong
    Li, Chen
    Huang, Ru
    Wang, Yangyuan
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2009, 57 (04) : 980 - 990
  • [49] CAD-oriented equivalent circuit modeling of on-chip interconnects for RF integrated circuits in CMOS technology
    Zheng, J
    Hahm, YC
    Weisshaar, A
    Tripathi, VK
    1999 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4, 1999, : 35 - 38
  • [50] A new highly-scalable equivalent circuit model for on-chip symmetrical transformer with accurate substrate modeling
    Wang, Chuan
    Liao, Huailin
    Li, Chen
    Xiong, Yongzhong
    Huang, Ru
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 627 - +