Transient analysis of on-chip power distribution networks using equivalent circuit Modeling

被引:0
|
作者
Zhu, P [1 ]
Cai, YC [1 ]
Tan, SXD [1 ]
Luo, ZY [1 ]
Hong, XL [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an efficient method to analyze power distribution networks in the time-domain. Instead of directly analyzing the integration approximated power/ground networks at each time step as previous methods did, the new method first builds the equivalent models for many series RLC-current chains based on their Norton's form companion models in the original networks, and then the Precondition Conjugate Gradient (PCG) based iterative method is used to solve the reduced networks. The solutions of the original networks then are back solved from that of the reduced networks. Our contribution is the introduction of an efficiency algorithm for reducing RLC power/ground network complexities by exploitation of the regularities in the power/ground networks. Experimental results show that the complexities of reduced networks are typically significantly smaller than that of the original circuits, which makes the new algorithm extremely fast. For instance, power/ground networks with more than one million branches can be solved in a few minutes on modern Sun workstations.
引用
收藏
页码:63 / 68
页数:6
相关论文
共 50 条
  • [21] An Approach for Determining Equivalent Circuit Model of On-Chip Inductors
    Yan, Na
    Yang, Chen
    Gao, Jianjun
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (10) : 2363 - 2370
  • [22] Poles-zeros analysis and broadband equivalent circuit for on-chip spiral inductors
    Han, Bo
    Wang, Daimu
    Wang, Feng
    Wang, Shibin
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2016, 29 (03) : 446 - 457
  • [23] Optimum on-chip power distribution networks for gigascale integration (GSI)
    Zarkesh-Ha, P
    Meindl, JD
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 125 - 127
  • [24] Simulation of switching noise in on-chip power distribution networks of FPGAs
    Lalgudi, SN
    Kretchmer, Y
    Swaminathan, M
    Electrical Performance of Electronic Packaging, 2004, : 319 - 322
  • [25] Performance Modeling for carbon nanotube interconnects in on-chip power distribution
    Naeemi, Azad
    Huang, Gang
    Meindl, James D.
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 420 - +
  • [26] Simultaneous switching noise in on-chip CMOS power distribution networks
    Tang, KT
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) : 487 - 493
  • [27] Frequency Domain Analysis of On-Chip Power Distribution Network
    Batra, S.
    Singh, P.
    Kaushik, S.
    Hashmi, M. S.
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [28] Efficient and accurate modeling of power supply noise on distributed on-chip power networks
    Zheng, LR
    Li, BX
    Tenhunen, H
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 513 - 516
  • [29] CAD-oriented equivalent-circuit modeling of on-chip interconnects on lossy silicon substrate
    Zheng, J
    Hahm, YC
    Tripathi, VK
    Weisshaar, A
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2000, 48 (09) : 1443 - 1451
  • [30] A decomposition and reconstruction scheme for broadband modeling of on-chip passive components using the modified T-equivalent circuit topology
    Horng, TS
    Jau, JK
    Tsai, YS
    Huang, CS
    2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 299 - 302