A comparison of architectures for a programmable fuzzy logic chip

被引：0

作者：

Lund, T ^{[1
]}

Torralba, A ^{[1
]}

Carvajal, RG ^{[1
]}

Ramirez-Angulo, J ^{[1
]}

机构：

[1] Univ Canberra, Fac Informat Sci & Engn, Canberra, ACT 2601, Australia

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS | 1999年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Three possible architectures for a programmable fuzzy logic chip are proposed and examined in terms of their implications for implementation. The capabilities of each architecture in terms of number of inputs and outputs usable, and the number of membership functions available for each of these, the size of the possible rule base, and the versatility and programmability of the design, are weighed against the chip area required, the likely power consumption, and the accuracy and throughput.

引用

页码：623 / 626

页数：4

共 50 条

[21] A modular programmable CMOS analog fuzzy controller chip
Rodríguez-Vázquez, A
Navas, R
Delgado-Restituto, M
Vidal-Verdú, F
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (03) : 251 - 265
[22] DESIGN OF PROCESS FUZZY CONTROL FOR PROGRAMMABLE LOGIC CONTROLLERS
Yordanova, Snejana
Jain, Lakhmi C.
INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2012, 8 (12): : 8033 - 8048
[23] Programmable-logic chip climbs up the PCI ladder
Lipman, J
EDN, 1998, 43 (26) : 22 - 22
[24] PROGRAMMABLE ANALOG VLSI CNN CHIP WITH LOCAL DIGITAL LOGIC
HALONEN, K
PORRA, V
ROSKA, T
CHUA, L
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1992, 20 (05) : 573 - 582
[25] HIGH-SPEED DYNAMIC PROGRAMMABLE LOGIC ARRAY CHIP
WOOD, RA
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1975, 19 (04) : 379 - 383
[26] DESIGN BUS INTERFACES, PERIPHERALS WITH PROGRAMMABLE-LOGIC CHIP
BURSKY, D
ELECTRONIC DESIGN, 1987, 35 (19) : 50 - &
[27] An MIG-based Compiler for Programmable Logic-in-Memory Architectures
Soeken, Mathias
Shirinzadeh, Saeideh
Gaillardon, Pierre-Emmanuel
Amaru, Luca Gaetano
Drechsler, Rolf
De Micheli, Giovanni
2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
[28] Heterogeneous logic block architectures for via-patterned programmable fabrics
Koorapaty, A
Pileggi, L
Schmit, H
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 426 - 436
[29] VLSI architectures of domain adaptive fuzzy logic system
Zhang, X
Wang, P
Jin, DM
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 318 - 321
[30] Modeling architectures for VLSI implementations of fuzzy logic systems
Roche, B
McGinnity, TM
Maguire, LP
McDaid, LJ
INFORMATION SCIENCES, 1999, 115 (1-4) : 1 - 9

← 1 2 3 4 5 →