Educating Hardware Design - From Boolean Equations to Massively Parallel Computing Systems

被引:0
|
作者
Knodel, Oliver [1 ]
Zabel, Martin [1 ]
Lehmann, Patrick [1 ]
Spallek, Rainer G. [1 ]
机构
[1] Tech Univ Dresden, Dept Comp Sci, D-01062 Dresden, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The future of hardware development lies in massively parallel hardware architectures as used in embedded as well as high-performance systems, for instance streaming-based, real-time and database applications. Especially field-programmable gate arrays provide a platform for the rapid development of integrated circuits and the accompanied software. For reasons of energy efficiency, it is increasingly important to tailor hardware directly to the application. As such systems are very complex, the training of engineers has to start early. Furthermore, the usual curricula in computer science and electrical engineering teach only basic skills. In this paper we present lectures and especially practical FPGA design courses for bachelor and master students. We introduce a selection of individual projects, which were realized by students in practical courses. With examples from final bachelor projects and master theses we demonstrate the quality of education and its integration into current research. We describe possible improvements of labs, such as automated test benches and a remote FPGA laboratory for advanced courses.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Drug Design in the Exascale Era: A Perspective from Massively Parallel QM/MM Simulations
    Raghavan, Bharath
    Paulikat, Mirko
    Ahmad, Katya
    Callea, Lara
    Rizzi, Andrea
    Ippoliti, Emiliano
    Mandelli, Davide
    Bonati, Laura
    De Vivo, Marco
    Carloni, Paolo
    JOURNAL OF CHEMICAL INFORMATION AND MODELING, 2023, 63 (12) : 3647 - 3658
  • [42] AutoML for neuromorphic computing and application-driven co-design: asynchronous, massively parallel optimization of spiking architectures
    Yanguas-Gil, Angel
    Madireddy, Sandeep
    2022 IEEE INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING, ICRC, 2022, : 24 - 29
  • [43] CIRCUIT LOADING COMPUTATIONS FROM BOOLEAN EQUATIONS IN AN AUTOMATED COMPUTER DESIGN SYSTEM
    ENOCHSON, LD
    MALBRAIN, JP
    COMMUNICATIONS OF THE ACM, 1960, 3 (07) : 401 - 401
  • [44] Human 5′ UTR design and variant effect prediction from a massively parallel translation assay
    Paul J. Sample
    Ban Wang
    David W. Reid
    Vlad Presnyak
    Iain J. McFadyen
    David R. Morris
    Georg Seelig
    Nature Biotechnology, 2019, 37 : 803 - 809
  • [45] Human 5′ UTR design and variant effect prediction from a massively parallel translation assay
    Sample, Paul J.
    Wang, Ban
    Reid, David W.
    Presnyak, Vlad
    McFadyen, Iain J.
    Morris, David R.
    Seelig, Georg
    NATURE BIOTECHNOLOGY, 2019, 37 (07) : 803 - +
  • [46] METHOD AND LIBRARY FUNCTIONS SOFTWARE FOR SOLVING SYSTEMS OF ORDINARY DIFFERENTIAL EQUATIONS BY BLOCK METHODS FOR PARALLEL COMPUTING SYSTEMS
    Kudermetov, R. K.
    Maslova, N. D.
    RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2006, 1 : 78 - 85
  • [47] Noise-Based Logic and Computing: From Boolean Logic Gates to Brain Circuitry and Its Possible Hardware Realization
    Kish, Laszlo B.
    Bezrukov, S. M.
    Khatril, S. P.
    Gingl, Z.
    Sethuraman, S.
    NATURAL COMPUTING, 2010, 2 : 13 - +
  • [48] FPGA Implementation of a Hardware XTEA Light Encryption Engine in Co-Design Computing systems
    AlMeer, Mohamed H.
    2017 SEVENTH INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING TECHNOLOGY (INTECH 2017), 2017, : 26 - 30
  • [49] A MULTIFRONTAL ALGORITHM FOR THE SOLUTION OF LARGE SYSTEMS OF EQUATIONS USING NETWORK-BASED PARALLEL COMPUTING
    INGLE, NK
    MOUNTZIARIS, TJ
    COMPUTERS & CHEMICAL ENGINEERING, 1995, 19 (6-7) : 671 - 681
  • [50] A parallel solving method for block-tridiagonal equations on CPU–GPU heterogeneous computing systems
    Wangdong Yang
    Kenli Li
    Keqin Li
    The Journal of Supercomputing, 2017, 73 : 1760 - 1781