Educating Hardware Design - From Boolean Equations to Massively Parallel Computing Systems

被引:0
|
作者
Knodel, Oliver [1 ]
Zabel, Martin [1 ]
Lehmann, Patrick [1 ]
Spallek, Rainer G. [1 ]
机构
[1] Tech Univ Dresden, Dept Comp Sci, D-01062 Dresden, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The future of hardware development lies in massively parallel hardware architectures as used in embedded as well as high-performance systems, for instance streaming-based, real-time and database applications. Especially field-programmable gate arrays provide a platform for the rapid development of integrated circuits and the accompanied software. For reasons of energy efficiency, it is increasingly important to tailor hardware directly to the application. As such systems are very complex, the training of engineers has to start early. Furthermore, the usual curricula in computer science and electrical engineering teach only basic skills. In this paper we present lectures and especially practical FPGA design courses for bachelor and master students. We introduce a selection of individual projects, which were realized by students in practical courses. With examples from final bachelor projects and master theses we demonstrate the quality of education and its integration into current research. We describe possible improvements of labs, such as automated test benches and a remote FPGA laboratory for advanced courses.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] A Massively Parallel BWP Algorithm for Solving Large-Scale Systems of Nonlinear Equations
    Silva, Bruno
    Lopes, Luiz Guerreiro
    2023 IEEE High Performance Extreme Computing Conference, HPEC 2023, 2023,
  • [22] A Massively Parallel BWP Algorithm for Solving Large-Scale Systems of Nonlinear Equations
    Silva, Bruno
    Lopes, Luiz Guerreiro
    2023 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE, HPEC, 2023,
  • [23] Software for parallel computing in computer aided design systems
    Ladogubets, V.V.
    Kharchenko, K.V.
    Izvestiya VUZ: Radioelektronika, 1999, (02): : 51 - 60
  • [24] DATA FLOW METHODS IN THE DESIGN OF PARALLEL COMPUTING SYSTEMS
    TYRRELL, AM
    CARPENTER, GF
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 585 - 591
  • [25] High-performance Shallow Water Model for Use on Massively Parallel and Heterogeneous Computing Systems
    Chaplygin A.V.
    Gusev A.V.
    Diansky N.A.
    Supercomputing Frontiers and Innovations, 2021, 8 (04) : 74 - 93
  • [26] A methodology for multivariate simulation with massively parallel computing systems for NPP safety assessment: VARIA code
    Moiseenko, E. V.
    Filippov, A. S.
    JOURNAL OF ENGINEERING THERMOPHYSICS, 2011, 20 (03) : 249 - 259
  • [27] A state-time formulation for dynamic systems simulation using massively parallel computing resources
    Anderson, KS
    Oghbaei, M
    NONLINEAR DYNAMICS, 2005, 39 (03) : 305 - 318
  • [28] A methodology for multivariate simulation with massively parallel computing systems for NPP safety assessment: VARIA code
    E. V. Moiseenko
    A. S. Filippov
    Journal of Engineering Thermophysics, 2011, 20 : 249 - 259
  • [29] Design methodology for a massively parallel computer architecture to improve reliability of production systems
    Abachi, H
    Liu, M
    Debnath, NC
    SYSTEMS INTEGRITY AND MAINTENANCE, PROCEEDINGS, 2000, : 46 - 49
  • [30] Automatic software hardware co-design for reconfigurable computing systems
    Saha, Proshanta
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 507 - 508