Hardware implementation of the QC-LDPC decoder in the FPGA structure

被引：0
|
作者：
Kuc, Mateusz [1 ,2 ]
Sulek, Wojciech [1 ,2 ]
Kania, Dariusz [1 ,2 ]
机构：
[1] Politechn Slaska, Inst Elekt, Gliwice, Poland
[2] Inst Elekt, Ul Akad 16, PL-44100 Gliwice, Poland
来源：
PRZEGLAD ELEKTROTECHNICZNY | 2020年 / 96卷 / 09期
关键词：
QC-LDPC; FPGA; Min-Sum; Normalized MM-Sum; 802.11ad; 802.16e; WiGig; WiMax;
D O I：
10.15199/48.2020.09.03
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents hardware implementation of QC-LDPC decoder (Quasi-Cyclic Low-density Parity-Check) in FPGA structure. In the presented decoder, Min-Sum and Normalized Min-Sum algorithms can be utilized. Normalization in the Normalized Min-Sum algorithm is performed using Lookup Tables (LUTs). a comparison of decoder operating with different data bus sizes is also shown. All presented results were obtained in the Intel Cyclone V system for 802.11ad (WiGig) and 802.We (WiMax) standards.
引用
收藏
页码：16 / 20
页数：5
相关论文
共 50 条
  • [41] Low Power QC-LDPC Decoder Based on Token Ring Architecture
    Kuc, Mateusz
    Sulek, Wojciech
    Kania, Dariusz
    ENERGIES, 2020, 13 (23)
  • [42] A High-Throughput QC-LDPC Decoder for Near Earth Application
    Li, Shixian
    Zhang, Qichen
    Chen, Yun
    Zeng, Xiaoyang
    2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,
  • [43] A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes
    Sham, Chiu-Wing
    Chen, Xu
    Lau, Francis C. M.
    Zhao, Yue
    Tam, Wai M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (07) : 1857 - 1869
  • [44] FPGA implementation of highly secure, hardware-efficient QC-LDPC code-based nonlinear cryptosystem for wireless sensor networks
    Stuart, Celine Mary
    Deepthi, P. P.
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2017, 30 (10)
  • [45] An Efficient QC-LDPC Decoder Architecture for 5G-NR Wireless Communication Standards Targeting FPGA
    Mejmaa, Bilal
    Marktani, Malika Alami
    Akharraz, Ismail
    Ahaitouf, Abdelaziz
    COMPUTERS, 2024, 13 (08)
  • [46] A memory efficient parallel layered QC-LDPC decoder for CMMB systems
    Li, Jiangpeng
    Ma, Jun
    He, Guanghui
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (04) : 359 - 368
  • [47] Design of high-Throughput QC-LDPC Decoder for WiMAX standard
    Heidari, Tahere
    Jannesari, Abumoslem
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [48] Design and Implementation of Quasi Cyclic Low Density Parity Check (QC-LDPC) Code on FPGA
    Patel, Dharmesh J.
    Engineer, Pinalkumar
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 181 - 185
  • [49] Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network
    Liu, Chih-Hao
    Lin, Chien-Ching
    Yen, Shau-Wei
    Chen, Chih-Lung
    Chang, Hsie-Chia
    Lee, Chen-Yi
    Hsu, Yar-Sun
    Jou, Shyh-Jye
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (09) : 734 - 738
  • [50] Automatic Implementation of Low-Complexity QC-LDPC Encoders
    Tzimpragos, Georgios
    Kachris, Christoforos
    Soudris, Dimitrios
    Tomkos, Ioannis
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 243 - 246
12345