Design Topology: 90 nm Single Stage FGMOS Amplifier Design

被引:1
|
作者
Aziz, F. [1 ]
Ahmad, N. [2 ]
Musa, F. A. S. [2 ]
机构
[1] Univ Malaysia Perlis UniiLLIP, Ctr Diploma Studies, Blok S2-L1-26,Kampus Uniciti Alam Sungai Chuchuh, Utara 02100, Perlis, Malaysia
[2] Univ Malaysia Perlis, Sch Microelect, Arau 02600, Perlis, Malaysia
来源
4TH ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2018 (EGM 2018) | 2018年 / 2045卷
关键词
D O I
10.1063/1.5080903
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
In CMOS technology, Floating-gate Metal-Oxide-Semiconductor (FGMOS) is a new technique that has been introduced in low voltage design due to its low threshold voltage. The operational time of the FGMOS transistor can be improved by controlling the threshold voltage without reducing the feature size of the transistor. Therefore, this research focuses on analyzing and comparing the simulation application of FGMOS technique with conventional MOSFET. Consequently, this paper presents a design topology of single stage FGMOS amplifier design consists of current mirror and differential amplifier circuit using 90nm design technology. The FGMOS differential amplifier is designed based on differential input and single-ended output. A differential signal is defined as one that have equal and lead signal excursions around a fixed potential. This design is simulated and analyzed using Full Custom Synopsys software. The result demonstrates 30.8 dB of gain, 3dB-bandwith of 74.5 kHz, the phase margin of 107 degrees, unity gain bandwidth of 2.44 MHz, power dissipation of 195.4920 mu W and slew rate of 5.03 V/mu S.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Design of Beam Expander for 90 nm Lithography Tool
    Xing, Han
    Lin, Li
    Bin, Ma
    INTERNATIONAL SYMPOSIUM ON OPTOELECTRONIC TECHNOLOGY AND APPLICATION 2014: ADVANCED DISPLAY TECHNOLOGY; AND NONIMAGING OPTICS: EFFICIENT DESIGN FOR ILLUMINATION AND SOLAR CONCENTRATION, 2014, 9296
  • [42] Simplifying the Design of ΣΔ Modulators Using FGMOS Transistors
    Rodriguez-Villegas, Esther
    Xu, Min
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (07) : 1313 - 1325
  • [43] Design of FGMOS log-domain filters
    Rodríguez-Villegas, E
    Yúfera, A
    Rueda, A
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 109 - 112
  • [44] ESD design automation & methodology to prevent CDM failures in 130 nm & 90 nm ASIC design systems
    Brennan, CJ
    Kozhaya, J
    Proctor, R
    Sloan, J
    Chang, SH
    Sundquist, J
    Lowe, T
    Picozzi, D
    JOURNAL OF ELECTROSTATICS, 2006, 64 (02) : 112 - 127
  • [45] CMOS Instrumentation Amplifier Design with 180nM Technology
    Gupta, Gaytri
    Tripathy, Mr.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1114 - 1116
  • [46] 20 GHz Power Amplifier Design in 130 nm CMOS
    Ferndahl, Mattias
    Johansson, Ted
    Zirath, Herbert
    2008 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2008, : 254 - +
  • [47] A 130 nm Operational Amplifier: Design and Schematic Level Simulation
    Pajkanovic, Aleksandar
    PROCEEDINGS 7TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE, COMMUNICATION SYSTEMS AND NETWORKS CICSYN 2015, 2015, : 249 - 254
  • [48] The Design of Two-Stage RF Power Amplifier
    Cui, Yanni
    Duan, Lei
    Zhao, Hongying
    Wang, Guangtao
    15TH CONFERENCE ON THE WIRELESS ACROSS THE TAIWAN STRAITS, PROCEEDINGS, 2010, : 161 - 166
  • [49] DESIGN OF RESISTIVELY MISMATCHED SINGLE AMPLIFIER STAGES
    VENKATESWARAN, S
    NAMJOSHI, VP
    RADIO AND ELECTRONIC ENGINEER, 1968, 36 (01): : 61 - +
  • [50] Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications
    Yu, Zhenxing
    Feng, Jun
    Guo, Yu
    Li, Zhiqun
    IEICE ELECTRONICS EXPRESS, 2015, 12 (01):