Design Topology: 90 nm Single Stage FGMOS Amplifier Design

被引:1
|
作者
Aziz, F. [1 ]
Ahmad, N. [2 ]
Musa, F. A. S. [2 ]
机构
[1] Univ Malaysia Perlis UniiLLIP, Ctr Diploma Studies, Blok S2-L1-26,Kampus Uniciti Alam Sungai Chuchuh, Utara 02100, Perlis, Malaysia
[2] Univ Malaysia Perlis, Sch Microelect, Arau 02600, Perlis, Malaysia
来源
4TH ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2018 (EGM 2018) | 2018年 / 2045卷
关键词
D O I
10.1063/1.5080903
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
In CMOS technology, Floating-gate Metal-Oxide-Semiconductor (FGMOS) is a new technique that has been introduced in low voltage design due to its low threshold voltage. The operational time of the FGMOS transistor can be improved by controlling the threshold voltage without reducing the feature size of the transistor. Therefore, this research focuses on analyzing and comparing the simulation application of FGMOS technique with conventional MOSFET. Consequently, this paper presents a design topology of single stage FGMOS amplifier design consists of current mirror and differential amplifier circuit using 90nm design technology. The FGMOS differential amplifier is designed based on differential input and single-ended output. A differential signal is defined as one that have equal and lead signal excursions around a fixed potential. This design is simulated and analyzed using Full Custom Synopsys software. The result demonstrates 30.8 dB of gain, 3dB-bandwith of 74.5 kHz, the phase margin of 107 degrees, unity gain bandwidth of 2.44 MHz, power dissipation of 195.4920 mu W and slew rate of 5.03 V/mu S.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Design of 9.4 GHz Dielectric Resonator Oscillator With An Additional Single Stage Amplifier
    Taryana, Yana
    Sulaeman, Yaya
    Praludi, Teguh
    Wahyu, Yuyu
    Santiko, Arief Budi
    2018 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA 2018), 2018, : 9 - 13
  • [22] Optimized Design of Low Power 90 nm CMOS Low Noise Amplifier for 60 GHz Applications
    Manjula, S.
    Suganthy, M.
    Anandan, P.
    Pown, M.
    WIRELESS PERSONAL COMMUNICATIONS, 2024, 136 (03) : 1607 - 1617
  • [23] Analysis and Design of a High Gain CMOS Low Noise Amplifier for UWB Communication in 180 nm and 90 nm CMOS Processes
    Pourjafarian, Masoumeh
    Mafinezhad, Khalil
    26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, : 238 - 243
  • [24] Accumulator Design in Cadence 90 nm Technology
    Balan, Nikhitha C.
    Jose, Abinkant A.
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2015, 2016, 394 : 273 - 284
  • [25] Topology Variations and Design Improvements of a Single-Stage Flyback PV Microinverter
    Chakraborty, Shiladri
    Chattopadhyay, Souvik
    2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 3026 - 3033
  • [26] Design of Low-Voltage and Low-Power FGMOS Based Third Generation Current Conveyor in 90nm Regime and Application
    Olaniya, Priyanka
    Yadav, Richa
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [27] A design example of a 65 nm CMOS operational amplifier
    Schloegl, Franz
    Zimmermann, Horst
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2007, 35 (03) : 343 - 354
  • [28] THE DESIGN OF A LOW-NOISE AMPLIFIER STAGE
    SUNDUCHKOV, KS
    GALITSYN, VV
    TUZENKO, AP
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1992, 47 (07) : 140 - 144
  • [29] Design and Simulation of Driver Stage Power Amplifier
    Wu, Congjie
    Guan, Yalin
    PROCEEDINGS OF 2014 IEEE WORKSHOP ON ADVANCED RESEARCH AND TECHNOLOGY IN INDUSTRY APPLICATIONS (WARTIA), 2014, : 1265 - 1267
  • [30] Design of a Topology Nano-positioning Stage
    Chen, Tao
    Chen, Liguo
    Pan, Mingqiang
    Sun, Lining
    MECHATRONICS AND INTELLIGENT MATERIALS, PTS 1 AND 2, 2011, 211-212 : 891 - 894