Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches

被引：0

作者：

Fong, Xuanyao ^{[1
]}

Roy, Kaushik ^{[1
]}

机构：

[1] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA

来源：

2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW) | 2013年

关键词：

Complementary polarizers STT-MRAM; spin-transfer torque MRAM (STT-MRAM); improved dual pillar STT-MRAM; symmetric STT-MRAM write current; true self-reference differential STT-MRAM;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A spin-transfer torque MRAM with complementary polarizers, suitable for on-chip caches, is proposed in this paper. The average critical current for write in our proposed structure is lower than standard STT-MRAM, improving write-ability and reliability. Our proposed structure also has self-referencing differential read operation having subnanosecond read delay, and lower read disturb torque, improving sensing margin and disturb margin by 20%-60% and 55%-70% over standard STT-MRAM, respectively.

引用

页码：88 / 91

页数：4

共 50 条

[41] A new on-chip DGDC voltage down converter for low-power VLSI chip
Hu, HX
Li, YM
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 244 - 247
[42] An adaptive on-chip voltage regulation technique for low-power applications
Dragone, N
Aggarwal, A
Carley, LR
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 20 - 24
[43] Compressed On-Chip Framebuffer Cache for Low-Power Display Systems
Baek, Donkyu
Chang, Naehyuck
Shin, Donghwa
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1215 - 1223
[44] On a design of crossroad switches for low-power on-chip communication architectures
Shen, Jih-Sheng
Chang, Kuei-Chung
Chen, Tien-Fu
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 477 - +
[45] Skewed repeater bus: A low-power scheme for on-chip buses
Ghoneima, Maged M.
Khellah, Muhammad M.
Tschanz, James
Ye, Yibin
Kurd, Nasser
Barkatullah, Javed S.
Nimmagadda, Srikanth
Ismail, Yehea
De, Vivek K.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (07) : 1904 - 1910
[46] Adaptive on-chip voltage regulation technique for low-power applications
Carnegie Mellon Univ, Pittsburgh, PA, United States
Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 20 - 24
[47] Hybrid interconnect network for on-chip low-power clock distribution
Ding, Q.
Mak, T.
ELECTRONICS LETTERS, 2019, 55 (05) : 244 - 245
[48] A High-Performance Low-Power Nanophotonic On-Chip Network
Li, Zheng
Wu, Jie
Shang, Li
Mickelson, Alan
Vachharajani, Manish
Filipovic, Dejan
Park, Wounjhang
Sun, Yihe
ISLPED 09, 2009, : 291 - 294
[49] LOW-POWER CMOS/BICMOS DRIVERS AND RECEIVERS FOR ON-CHIP INTERCONNECTS
BELLAOUAR, A
ABUKHATER, IS
ELMASRY, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (06) : 696 - 700
[50] A Low-Power SerDes for High-Speed On-Chip Networks
Park, Dongjun
Yoon, Junsub
Kim, Jongsun
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 252 - 253

← 1 2 3 4 5 →