Low-power Robust Complementary Polarizer STT-MRAM (CPSTT) for On-chip Caches

被引：0

作者：

Fong, Xuanyao ^{[1
]}

Roy, Kaushik ^{[1
]}

机构：

[1] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA

来源：

2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW) | 2013年

关键词：

Complementary polarizers STT-MRAM; spin-transfer torque MRAM (STT-MRAM); improved dual pillar STT-MRAM; symmetric STT-MRAM write current; true self-reference differential STT-MRAM;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A spin-transfer torque MRAM with complementary polarizers, suitable for on-chip caches, is proposed in this paper. The average critical current for write in our proposed structure is lower than standard STT-MRAM, improving write-ability and reliability. Our proposed structure also has self-referencing differential read operation having subnanosecond read delay, and lower read disturb torque, improving sensing margin and disturb margin by 20%-60% and 55%-70% over standard STT-MRAM, respectively.

引用

页码：88 / 91

页数：4

共 50 条

[21] Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design
Sayed, Nour
Mao, Longfei
Bishnoi, Rajendra
Tahoori, Mehdi B.
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (04)
[22] Resistive Computation: Avoiding the Power Wall with Low-Leakage, STT-MRAM Based Computing
Guo, Xiaochen
Ipek, Engin
Soyata, Tolga
ISCA 2010: THE 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2010, : 371 - 382
[23] STT-MRAM based Low Power Synchronous Non-volatile Logic with Timing Demultiplexing
Huang, Kejie
Zhao, Rong
Lian, Yong
2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2014, : 31 - 36
[24] Comparative Analysis of Spintronic Memories for Low Power on-chip Caches
Singh, Inderjit
Raj, Balwinder
Khosla, Mamta
Kaushik, Brajesh Kumar
SPIN, 2020, 10 (04)
[25] Low-power and robust on-chip thermal sensing using differential ring oscillators'
Datta, Basab
Burleson, Wayne
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 25 - 28
[26] STT-MRAM for Low Power Access for Read-Intensive Parallel Deep-Learning Architectures
Chattopadhyay, Saranyu
Brahma, Kaustav
Ray, Arkaprova
Sharad, Mrigank
2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 61 - 65
[27] Cross-layer design and analysis of a low power, high density STT-MRAM for embedded systems
Komalan, Manu
Sakhare, Sushil
Trong Huynh Bao
Rao, Siddharth
Kim, Woojin
Tenllado, Christian
Gomez, Jose Ignacio
Kar, Gouri Sankar
Furnemont, Arnaud
Catthoor, Francky
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2496 - 2499
[28] Towards Low-Power On-chip Auditory Processing
Sourabh Ravindran
Paul Smith
David Graham
Varinthira Duangudom
David V. Anderson
Paul Hasler
EURASIP Journal on Advances in Signal Processing, 2005
[29] Towards low-power on-chip auditory processing
Ravindran, S
Smith, P
Graham, D
Duangudom, V
Anderson, DV
Hasler, P
EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (07) : 1082 - 1092
[30] CIM-based Robust Logic Accelerator using 28 nm STT-MRAM Characterization Chip Tape-out
Singh, Abhairaj
Zahedi, Mahdi
Shahroodi, Taha
Gupta, Mohit
Gebregiorgis, Anteneh
Komalan, Manu
Joshi, Rajiv, V
Catthoor, Francky
Bishnoi, Rajendra
Hamdioui, Said
2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 451 - 454

← 1 2 3 4 5 →