Determination of the thermal conductivity of composite low-k dielectrics for advanced interconnect structures

被引:8
|
作者
Chen, F [1 ]
Gill, J
Harmon, D
Sullivan, T
Strong, A
Li, B
Rathore, H
Edelstein, D
机构
[1] IBM Syst & Technol Grp, Essex Jct, VT 05452 USA
[2] IBM Syst Technol Grp, Fishkill, NY 12533 USA
[3] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
D O I
10.1016/j.microrel.2005.05.016
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The increasing use of low-k dielectrics as inter/intralevel insulation materials and the aggressive scaling of advanced interconnects generate new challenges for thermal and electromigration (EM) solutions. Accurate specification of design rules and EM reliability modeling for interconnect systems require knowledge of the thermal behavior of the systems. A key parameter that characterizes thermal behavior is the thermal conductivity of the inter/intralevel dielectric (ILD). In practical, very large scale integration (VLSI) applications, the metal interconnects are fully embedded in a stacked, composite ILD media, which present challenges for the accurate determination of thermal conductivity. This article uses the "effective thermal conductivity" concept to model such complicated composite media, and to introduce a simple methodology that accurately measures effective and bulk thermal conductivities of various thin dielectric layers in integrated circuits (IC). We present measured effective conductivities of several composite media, including various Cu/low-k dielectric configurations: Cu/SiCOH, Cu/spin-on organic dielectric (SOD), Cu/fluorinated silicate glass (FSG), and a hybrid stack with Cu lines in SOD and Cu vias in undoped silicate glass (USG). Recorded temperature measurements ranged from 30 to 120 degrees C using a unique combination of fully embedded Cu lines as heater/thermometers, wafer-level temperature-voltage-power measurements, and the Harmon-Gill (H-G) quasi-analytical heat conduction model. We demonstrated optimal agreement between an experimental method and a finite element simulation, which suggests that this unique technique yields accurate and simple thermal conductivity measurements for complicated systems. Our observations show that thermal conductivities of all films in this study increased with rising substrate temperature. (c) 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码:232 / 243
页数:12
相关论文
共 50 条
  • [21] Novel Materials as Inter layer low-k Dielectrics for CMOS Interconnect Applications
    Naik, Tejas R.
    Naik, Veena R.
    Sarwade, Nisha P.
    MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 5380 - +
  • [22] Interfacial Fracture Analysis of CMOS Cu/Low-k BEOL Interconnect in Advanced Packaging Structures
    Lee, Chang-Chun
    Chiu, Chien-Chia
    Hsia, Chin-Chiu
    Chiang, Kuo-Ning
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (01): : 53 - 61
  • [23] Electrical Properties of Low-k Dielectric in Copper Interconnect Structures
    Lin, Mingte
    Liang, J.
    Juan, A.
    Su, K. C.
    PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 208 - 211
  • [24] Nonporous low-k dielectrics
    Kumar, D
    SOLID STATE TECHNOLOGY, 2004, 47 (03) : 26 - 26
  • [25] Reliability Characteristics of Thin Porous Low-K Silica-Based Interconnect Dielectrics
    Barbarin, Y.
    Croes, K.
    Roussel, P. J.
    Li, Y.
    Verdonck, P.
    Baklanov, M.
    Tokei, Zs.
    Zhao, L.
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [26] PEDL (polymer encapsulated dicing line) technology for copper/low-k dielectrics interconnect
    Yoon, SW
    Wirtasa, D
    Lim, S
    Ganesh, V
    Viswanath, A
    Kripesh, V
    Iyer, MK
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 711 - 715
  • [27] Low-k interconnect Discussion Session
    King, Sean
    2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 166 - 166
  • [28] Thermal stability of electrodeposited copper interconnect with low-K SiOF films
    Lee, S
    Lee, KW
    Yang, SH
    Kim, YA
    Oh, K
    Park, JW
    LOW AND HIGH DIELECTRIC CONSTANT MATERIALS: MATERIALS SCIENCE, PROCESSING, AND RELIABILITY ISSUES AND THIN FILM MATERIALS FOR ADVANCED PACKAGING TECHNOLOGIES, 2000, 99 (07): : 69 - 78
  • [29] Etch challenges of low-k dielectrics
    Morey, I
    Asthana, A
    SOLID STATE TECHNOLOGY, 1999, 42 (06) : 71 - +
  • [30] The market for low-k interlayer dielectrics
    Chiang, SK
    Lassen, CL
    SOLID STATE TECHNOLOGY, 1999, 42 (10) : 42 - +