Modeling and Analysis on Radiation of On-Chip Power Ring

被引：0
|
作者：
Wang, Yibin [1 ]
Wang, Cexing [1 ]
Su, Tao [1 ]
机构：
[1] Sun Yat Sen Univ, Sch Elect & Informat Technol, Guangzhou, Guangdong, Peoples R China
来源：
2017 IEEE SIXTH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP) | 2017年
基金：
中国国家自然科学基金;
关键词：
On-chip power ring; Transmission line; Radiation Emission; Modeling; TRANSMISSION-LINE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents models of on-chip power ring for predicting the frequency response of the radiation emission. The basic model of the single-pair power ring structure is built to predict the phase of the input reflection coefficient. Combining the transmission coefficient of the corner, the corner transmission model has been proposed to predict the attenuation peaks of the input reflection coefficient. Finally, according to the traveling wave method, the distributed parameter model has been proposed to calculate the amplitude and phase curve of the input reflection coefficient. The three aforementioned models have been implemented by MATLAB software. Full-wave electromagnetic simulation with HFSS are performed to verify the models.
引用
收藏
页数：3
相关论文
共 50 条
  • [21] Modeling of realistic on-chip power grid using the FDTD method
    Choi, J
    Wan, LX
    Swaminathan, M
    Beker, B
    Master, R
    2002 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, SYMPOSIUM RECORD, 2002, : 238 - 243
  • [22] Faster Delay modeling and Power optimization for On-Chip Global Interconnects
    Aswatha, A. R.
    Basavaraju, T.
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 82 - 86
  • [23] Efficient and accurate modeling of power supply noise on distributed on-chip power networks
    Zheng, LR
    Li, BX
    Tenhunen, H
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 513 - 516
  • [24] Formal Micro-Architectural Analysis of On-Chip Ring Networks
    van Wesel, Perry
    Schmaltz, Julien
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [25] Surrogate modeling and variability analysis of on-chip spiral inductors
    Akso, Emre
    Soysal, Ihsan Baturay
    Yelten, Mustafa Berke
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (05)
  • [26] An on-chip signal suppression countermeasure to power analysis attacks
    Ratanpal, GB
    Williams, RD
    Blalock, TN
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2004, 1 (03) : 179 - 189
  • [27] Frequency Domain Analysis of On-Chip Power Distribution Network
    Batra, S.
    Singh, P.
    Kaushik, S.
    Hashmi, M. S.
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [28] Reliability analysis of pHEMT power amplifier with an on-chip linearizer
    Yuan, J. -S.
    Wang, Y.
    Steighner, J.
    Yen, H. -D.
    Jang, S. -L.
    Huang, G. -W.
    Yeh, W. -K.
    MICROELECTRONICS RELIABILITY, 2013, 53 (06) : 878 - 884
  • [29] Replacing global wires with an on-chip network: A power analysis
    Heo, SM
    Asanovic, K
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 369 - 374
  • [30] Inductance Modeling for On-Chip Interconnects
    Shang-Wei Tu
    Wen-Zen Shen
    Yao-Wen Chang
    Tai-Chen Chen
    Jing-Yang Jou
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 65 - 78
12345