A VLSI Based Scheme for Implementation of BIBD

被引:0
|
作者
Ranjan, Ravi R.
Gupta, Vadana
Saikia, Monjul
Bora, Jayanta
机构
关键词
Combinatorics; Balanced incomplete block design; VLSI; Verilog;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Combinatorial design theory is an area of combinatorics that is devoted to studying the problem of selecting subsets of object from a larger set of objects such that certain relationships between these subsets are satisfied. BIRD pattern is useful in vast areas like agriculture, education, and consumer product evaluation experiment, error control coding, digital finger-printing, water-marking and also they are used in organ metallic and biological field too. Very-large-scale integration (VLSI) is the process of creating integrated circuits by combining thousands of transistor-based circuits into a single chip, which involves packing more and more logic devices into smaller and smaller areas. This chip gives relax to the software by minimizing a part of execution of software. Here VLSI design methodology is used to fit a circuit for balanced incomplete block design (BIBD). Our proposed scheme generates and simulates a BIRD patterns.
引用
收藏
页码:609 / 614
页数:6
相关论文
共 50 条
  • [1] VLSI implementation of spatial prediction based image compression scheme
    Nandi, Anil V.
    Patnaik, L. M.
    Banakar, R. M.
    2006 INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2006, : 338 - +
  • [2] VLSI Implementation of a Key Distribution Server based Data Security Scheme for RFID system
    Bag, Joyashree
    Sarkar, Subir Kumar
    2015 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION TECHNOLOGIES ACCT 2015, 2015, : 581 - 585
  • [3] A coefficient memory addressing scheme for VLSI implementation of FFT processors
    Hasan, M
    Arslan, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 850 - 853
  • [4] An image-in-image communication scheme and VLSI implementation using FPGA
    Maity, SR
    Banerjee, A
    Kundu, MK
    Proceedings of the IEEE INDICON 2004, 2004, : 6 - 11
  • [5] An efficient spatial representation scheme for memory-based hippocampus-inspired model with VLSI implementation
    Shishido, Yuka
    Nomura, Osamu
    Tateno, Katsumi
    Tamukoh, Hakaru
    Morie, Takashi
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2024, 15 (04): : 785 - 795
  • [6] A STRUCTURED VLSI IMPLEMENTATION OF A RING BASED SWITCH
    CAPOZZA, P
    DALY, JC
    LENART, J
    FREUDENTHAL, W
    EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, 1989, : 261 - 264
  • [7] Hardware implementation of PQF based on VLSI design
    Guan, H
    Dong, ZW
    5TH INTERNATIONAL SYMPOSIUM ON BROADCASTING TECHNOLOGY, PROCEEDINGS (ISBT'97, BEIJING), 1997, : 337 - 343
  • [8] VLSI Implementation of Computation Efficient Color Image Compression Scheme Based on Adaptive Decimation for Portable Device Application
    Angus Wu
    P. W. M. Tsang
    Journal of Signal Processing Systems, 2010, 59 : 267 - 279
  • [9] VLSI Implementation of Computation Efficient Color Image Compression Scheme Based on Adaptive Decimation for Portable Device Application
    Wu, Angus
    Tsang, P. W. M.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 59 (03): : 267 - 279
  • [10] VLSI Implementation of Restricted Coulomb Energy Neural Network with Improved Learning Scheme
    Cho, Jaechan
    Jung, Yongchul
    Lee, Seongjoo
    Jung, Yunho
    ELECTRONICS, 2019, 8 (05):