A VLSI Based Scheme for Implementation of BIBD

被引:0
|
作者
Ranjan, Ravi R.
Gupta, Vadana
Saikia, Monjul
Bora, Jayanta
机构
关键词
Combinatorics; Balanced incomplete block design; VLSI; Verilog;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Combinatorial design theory is an area of combinatorics that is devoted to studying the problem of selecting subsets of object from a larger set of objects such that certain relationships between these subsets are satisfied. BIRD pattern is useful in vast areas like agriculture, education, and consumer product evaluation experiment, error control coding, digital finger-printing, water-marking and also they are used in organ metallic and biological field too. Very-large-scale integration (VLSI) is the process of creating integrated circuits by combining thousands of transistor-based circuits into a single chip, which involves packing more and more logic devices into smaller and smaller areas. This chip gives relax to the software by minimizing a part of execution of software. Here VLSI design methodology is used to fit a circuit for balanced incomplete block design (BIBD). Our proposed scheme generates and simulates a BIRD patterns.
引用
收藏
页码:609 / 614
页数:6
相关论文
共 50 条
  • [21] A 2n scaling scheme for signed RNS integers and its VLSI implementation
    Shang Ma
    JianHao Hu
    YanLong Ye
    Lin Zhang
    Xiang Ling
    Science in China Series F: Information Sciences, 2010, 53 : 203 - 212
  • [22] A high-speed residue-to-binary converter and a scheme for its VLSI implementation
    Wang, W
    Swamy, MNS
    Ahmad, MO
    Wang, Y
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 330 - 333
  • [23] VLSI IMPLEMENTATION OF A VARIABLE-LENGTH PIPELINE SCHEME FOR DATA-DRIVEN PROCESSORS
    YAMASAKI, T
    SHIMA, K
    KOMORI, S
    TAKATA, H
    TAMURA, T
    ASAI, F
    OHNO, T
    TOMISAWA, O
    TERADA, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 933 - 937
  • [24] VLSI Implementation of LTSSM
    Chappa, Ravi Teja N. V. S.
    Jammu, Bhaskara Rao
    Adimulam, Maheswari
    Ayi, Maneesh
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 129 - 134
  • [26] VLSI implementation of rehabituation
    Goru, VK
    Akers, LA
    ICNN - 1996 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS. 1-4, 1996, : 908 - 913
  • [27] VLSI implementation of TEA
    Wu, Xing-Jun
    Ge, Yuan-Qing
    Chen, Hong-Yi
    Sun, Yi-He
    2001, Science Press (22):
  • [28] A swarm intelligence based VLSI multiplication-and-add scheme
    Pani, D
    Raffo, L
    PARALLEL PROBLEM SOLVING FROM NATURE - PPSN VIII, 2004, 3242 : 362 - 371
  • [29] On-chip memory optimization scheme for VLSI implementation of line-based two-dimentional discrete wavelet transform
    Cheng, Chih-Chi
    Huang, Chao-Tsung
    Chen, Ching-Yeh
    Lian, Chung-Jr
    Chen, Liang-Gee
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (07) : 814 - 822
  • [30] Multiple-lifting scheme: Memory-efficient VLSI implementation for line-based 2-D DWT
    Cheng, CC
    Huang, CT
    Tseng, PC
    Pan, CH
    Chen, LG
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5190 - 5193