Hardware implementation of PQF based on VLSI design

被引：0
|
作者：
Guan, H [1 ]
Dong, ZW [1 ]
机构：
[1] Tsing Hua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
来源：
5TH INTERNATIONAL SYMPOSIUM ON BROADCASTING TECHNOLOGY, PROCEEDINGS (ISBT'97, BEIJING) | 1997年
关键词：
Polyphase Quadrature Filter Bank (PQF); pipeline multiplexing;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
Polyphase Quadrature Filter Bank(PQF) is the important part of MUSICAM(Masking Pattern Universal Subband Integrated Coding and Multiplexing). In this paper, PQF standard algorithm is analyzed in order to obtain the optimum VLSI implementation. Based on the developed new hardware algorithm, a feasible VLSI architecture of PQF is designed and implemented by hardware system using EPLD and specific multiplier-accumulator(MAC).
引用
收藏
页码：337 / 343
页数：7
相关论文
共 50 条
  • [1] Hardware implementation of genetic algorithms for VLSI design
    Koonar, G
    Areibi, S
    Moussa, MA
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 197 - 200
  • [2] Design and VLSI Implementation of New Hardware Architectures for Image Filtering
    Azizabadi, Mohsen
    Behrad, Alireza
    2013 8TH IRANIAN CONFERENCE ON MACHINE VISION & IMAGE PROCESSING (MVIP 2013), 2013, : 110 - 115
  • [3] Hardware Design for VLSI Implementation of FxLMS- and FsLMS-Based Active Noise Controllers
    Basant Kumar Mohanty
    Gaurav Singh
    Ganapati Panda
    Circuits, Systems, and Signal Processing, 2017, 36 : 447 - 473
  • [4] Hardware Design for VLSI Implementation of FxLMS- and FsLMS-Based Active Noise Controllers
    Mohanty, Basant Kumar
    Singh, Gaurav
    Panda, Ganapati
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (02) : 447 - 473
  • [5] Hardware Design for VLSI Implementation of Acoustic Feedback Canceller in Hearing Aids
    Vasundhara
    Mohanty, Basant Kumar
    Panda, Ganapati
    Puhan, N. B.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (04) : 1383 - 1406
  • [6] Hardware Design for VLSI Implementation of Acoustic Feedback Canceller in Hearing Aids
    Basant Kumar Vasundhara
    Ganapati Mohanty
    N. B. Panda
    Circuits, Systems, and Signal Processing, 2018, 37 : 1383 - 1406
  • [7] VLSI implementation of dynamically reconfigurable hardware-based cryptosystem
    Mitsuyama, Y
    Andales, Z
    Onoye, T
    Shirakawa, I
    2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 204 - 205
  • [8] Emerging Hardware Cryptography and VLSI Implementation
    Fukase, Masa-aki
    Noda, Kazunori
    Sato, Tomoaki
    2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2008), 2008, : 335 - +
  • [9] Hardware/Software Co-Design and VLSI Implementation for the Intelligent Surveillance System
    Tsai, Tsung-Han
    Chang, Chih-Hao
    IEEE SENSORS JOURNAL, 2017, 17 (18) : 6077 - 6089
  • [10] HARDWARE DESIGN AND VLSI IMPLEMENTATION OF A BYTE-WISE CRC GENERATOR CHIP
    SAIT, SM
    HASAN, W
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1995, 41 (01) : 195 - 200
12345