A New Asymmetric Multilevel Inverter with Reduced Number of Switches and Reduction of Harmonics using Sine Property

被引：0
|
作者：
Kumar, A. Rakesh [1 ]
Deepa, T. [1 ]
机构：
[1] VIT Univ, SELECT, Chennai, Tamil Nadu, India
来源：
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016) | 2016年
关键词：
H Bridge; Harmonics; Inverter; Sine Property; Topology; PERFORMANCE;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
In this paper, a new topology named OTF (One-Two-Five) topology is proposed for an asymmetrical multilevel inverter. The OTF topology is implemented with less number of switches compared with other conventional and recently invented topologies. The reduction of switches leads to low cost of the inverter. The reduction of the switches is usually associated with more number of levels achieved and reduced harmonic content. Sine Property is reviewed with the proposed topology to reduce the harmonics content. Simulation is performed for a 17 level inverter of the proposed topology using MATLAB/SIMULINK. Fast Fourier Transformation (FFT) analysis is performed and the results are verified.
引用
收藏
页数：8
相关论文
共 50 条
  • [41] New multilevel inverter topology with minimum number of switches
    Ahmed, Rokan Ali
    Mekhilef, S.
    Ping, Hew Wooi
    TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1862 - 1867
  • [42] A Novel Asymmetric Multilevel Inverter with Reduced Number of Switches for Grid-tied Solar PV System
    Siva, Asapu
    Rajendran, Vanitha
    RECENT ADVANCES IN ELECTRICAL & ELECTRONIC ENGINEERING, 2022, 15 (05) : 379 - 389
  • [43] A Cascaded Asymmetric Multilevel Inverter with Minimum Number of Switches for Solar Applications
    Draxe, Kaustubh P.
    Ranjana, Mahajan Sagar Bhaskar
    Pandav, Kiran M.
    2014 POWER AND ENERGY SYSTEMS CONFERENCE: TOWARDS SUSTAINABLE ENERGY, 2014,
  • [44] Comparison of Symmetrical and Asymmetrical Multilevel Inverter Topologies with Reduced Number of Switches
    Rani, P. Sudha
    Prasadarao, V. S. K.
    Subbarao, Koppineni R. N. V.
    2014 International Conference on Smart Electric Grid (ISEG), 2014,
  • [45] New multilevel inverter with reduction of switches and gate driver
    Banaei, M. R.
    Salary, E.
    ENERGY CONVERSION AND MANAGEMENT, 2011, 52 (02) : 1129 - 1136
  • [46] A New Asymmetric Cascaded Multilevel Converter Topology With Reduced Voltage Stress and Number of Switches
    Samanbakhsh, Rahim
    Ibanez, Federico Martin
    Koohi, Peyman
    Martin, Fernando
    IEEE ACCESS, 2021, 9 : 92276 - 92287
  • [47] A Multilevel Inverter Topology with Reduced Switches
    Ahmad, Mafaz
    Ul Mehmood, Mussawir
    Nawaz, Habiba
    Umair, Muhammad
    Hussian, Qasim
    Raza, Muhammad Ahmed
    2018 IEEE 21ST INTERNATIONAL MULTI-TOPIC CONFERENCE (INMIC), 2018,
  • [48] A Multilevel Inverter with Reduced Power Switches
    Ebrahim Babaei
    Sara Laali
    Arabian Journal for Science and Engineering, 2016, 41 : 3605 - 3617
  • [49] A Multilevel Inverter with Reduced Power Switches
    Babaei, Ebrahim
    Laali, Sara
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2016, 41 (09) : 3605 - 3617
  • [50] A New Asymmetric and Cascaded Switched Diode Multilevel Inverter Topology for Reduced Switches, DC Source and Blocked Voltage on Switches
    Ibrahim, S. A. Ahamed
    Anbalagan, P.
    Sathik, M. A. Jagabar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (04)
12345