A New Asymmetric Multilevel Inverter with Reduced Number of Switches and Reduction of Harmonics using Sine Property

被引：0
|
作者：
Kumar, A. Rakesh [1 ]
Deepa, T. [1 ]
机构：
[1] VIT Univ, SELECT, Chennai, Tamil Nadu, India
来源：
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016) | 2016年
关键词：
H Bridge; Harmonics; Inverter; Sine Property; Topology; PERFORMANCE;
D O I：
暂无
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
In this paper, a new topology named OTF (One-Two-Five) topology is proposed for an asymmetrical multilevel inverter. The OTF topology is implemented with less number of switches compared with other conventional and recently invented topologies. The reduction of switches leads to low cost of the inverter. The reduction of the switches is usually associated with more number of levels achieved and reduced harmonic content. Sine Property is reviewed with the proposed topology to reduce the harmonics content. Simulation is performed for a 17 level inverter of the proposed topology using MATLAB/SIMULINK. Fast Fourier Transformation (FFT) analysis is performed and the results are verified.
引用
收藏
页数：8
相关论文
共 50 条
  • [31] A Novel Multilevel Inverter with Reduced Number of Switches Using Simplified PWM Technique
    Chavali P.S.
    Rao P.V.R.
    Vani M.U.
    Journal of The Institution of Engineers (India): Series B, 2020, 101 (03) : 203 - 216
  • [32] A Modified Symmetric and Asymmetric Multilevel Power Inverter with Reduced Number of Power Switches Controlled by MPC
    Mosa, Mostafa
    Balog, Robert S.
    Abu-Rub, Haitham
    Elbuluk, Malik
    2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 488 - 493
  • [33] Multilevel Single Phase Isolated Inverter with Reduced Number of Switches
    Verdugo, Cristian
    Candela, Jose I.
    Elsaharty, Mohamed A.
    Rodriguez, Pedro
    2018 7TH INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS (ICRERA), 2018, : 1202 - 1208
  • [34] A Novel Cascaded Asymmetrical Multilevel Inverter With Reduced Number of Switches
    Boora, Kamaldeep
    Kumar, Jagdish
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (06) : 7389 - 7399
  • [35] Cascaded multilevel inverter with regeneration capability and reduced number of switches
    Lezana, Pablo
    Rodriguez, Jose
    Oyarzun, Diego A.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (03) : 1059 - 1066
  • [36] General topology for asymmetrical multilevel inverter with reduced number of switches
    Boora, Kamaldeep
    Kumar, Jagdish
    IET POWER ELECTRONICS, 2017, 10 (15) : 2034 - 2041
  • [37] Performance Investigation of Sub Multilevel Inverter with Reduced Number of Switches
    Sowjanya, Thaticharla
    Veerendranath, K.
    2018 NATIONAL POWER ENGINEERING CONFERENCE (NPEC), 2018,
  • [38] New Grid-tied Cascaded Multilevel Inverter Topology with Reduced Number of Switches
    Sajedi, Shahab
    Basu, Malabika
    Farrell, Michael
    2017 52ND INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE (UPEC), 2017,
  • [39] New Approach to Design of Multilevel Inverter with Reduced Number of Switches along with Fault Detection
    Rani, Pooja
    Singh, Varsha
    PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICCS), 2019, : 813 - 817
  • [40] A New Multilevel Inverter with Fewer Number of Control Switches
    Pachagade, Ruchi M.
    Ranjana, Mahajan Sagar Bhaskar
    Maroti, Pandav Kiran
    Maheshwari, Ruchita
    2015 CONFERENCE ON POWER, CONTROL, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES FOR SUSTAINABLE GROWTH (PCCCTSG), 2015, : 246 - U568
12345