A novel CPW structure for high-speed interconnects

被引：0

作者：

Yoon, SJ ^{[1
]}

Jeong, SH ^{[1
]}

Yook, JG ^{[1
]}

Kim, YJ ^{[1
]}

Lee, SG ^{[1
]}

Seo, OK ^{[1
]}

Lim, KS ^{[1
]}

Kim, DS ^{[1
]}

机构：

[1] Kwangju Inst Sci & Technol, Kwangju, South Korea

来源：

2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3 | 2001年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For high-speed digital circuits a novel elevated-CPW (ECPW) structure with low loss and low dispersion is proposed and the performances are well compared with the theoretical prediction. The ECPW is designed with the aid of time domain fullwave FDTD technique and is fabricated using conventional thick-film MEMS processing. Proposed structure reveal at least 10dB lower insertion loss compared to conventional CPW geometries and effective permittivity is 4 to 6 times smaller than that of conventional CPW. Characteristic impedances and effective permittivities are given for various geometrical parameters.

引用

页码：771 / 774

页数：4

共 50 条

[31] QoS support for video transmission in high-speed interconnects
Martinez, A.
Apostolopoulos, G.
Alfaro, F. J.
Sanchez, J. L.
Duato, J.
HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2006, 4208 : 631 - 641
[32] A TRANSMISSION-LINE SIMULATOR FOR HIGH-SPEED INTERCONNECTS
CHOWDHURY, S
BARKATULLAH, JS
ZHOU, D
BAI, EW
LONNGREN, KE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (04): : 201 - 211
[33] ANALYSIS AND MODELING OF INTERCONNECTS FOR HIGH-SPEED DIGITAL APPLICATIONS
SCHUTTAINE, JE
ELECTROMAGNETICS, 1992, 12 (3-4) : 359 - 379
[34] Analysis of high-speed interconnects in the presence of electromagnetic interference
Khazaka, R
Nakhla, M
1996 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 1996, : 1811 - 1814
[35] High-Speed Optical Transceiver and Systems for Optical Interconnects
Kurata, Kazuhiko
2010 CONFERENCE ON OPTICAL FIBER COMMUNICATION OFC COLLOCATED NATIONAL FIBER OPTIC ENGINEERS CONFERENCE OFC-NFOEC, 2010,
[36] Numerical and experimental modeling of high-speed cables and interconnects
Beker, B
Hirsch, T
47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 898 - 904
[37] Laminate package trends for high-speed system interconnects
Cases, M
de Araujo, DN
Pham, N
Blackshear, E
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 147 - 150
[38] High-speed interconnects with underlayer orthogonal metal grids
Wang, PS
Kan, ECC
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (03): : 497 - 507
[39] MINIMIZATION OF DELAY AND CROSSTALK IN HIGH-SPEED VLSI INTERCONNECTS
ZHANG, QJ
LUM, S
NAKHLA, MS
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1992, 40 (07) : 1555 - 1563
[40] Analysis and simulation of interconnects in high-speed integrated circuits
Chowdhury, S.
Daisun, Z.
Bai, E.W.
Lonngren, K.E.
Proceedings - IEEE International Symposium on Circuits and Systems, 1991, 4 : 2379 - 2382

← 1 2 3 4 5 →