Vertical-Channel STacked ARray (VCSTAR) for 3D NAND flash memory

被引：11
|
作者：
Park, Se Hwan [1 ]
Kim, Yoon
Kim, Wandong
Seo, Joo Yun
Park, Byung-Gook
机构：
[1] Seoul Natl Univ, ISRC, Seoul 151742, South Korea
来源：
SOLID-STATE ELECTRONICS | 2012年 / 78卷
关键词：
3D NAND flash memory; Word-line stacking; Vertical channel; Ultra-thin body;
D O I：
10.1016/j.sse.2012.05.031
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel three-dimensional (3D) NAND flash memory, VCSTAR (Vertical-Channel STacked ARray), is investigated. The proposed device is a vertical channel structure having stacked word-lines to achieve high memory density without shrinking cell channel length. The VCSTAR, by using an ultra-thin body structure, can reduce the off-current level, and planar cell of VCSTAR assures insensitivity to process variables such as etch-slope. The performance of designed structure is described and the optimization of device parameter is performed by using TCAD simulation. To increase device performance and ease of fabrication, the modified fabrication method to reduce the spacing between gates is also introduced. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码：34 / 38
页数：5
相关论文
共 50 条
  • [41] A Review of Cell Operation Algorithm for 3D NAND Flash Memory
    Park, Jong Kyung
    Kim, Sarah Eunkyung
    APPLIED SCIENCES-BASEL, 2022, 12 (21):
  • [42] 3D NAND flash memory with laterally-recessed channel (LRC) and connection gate architecture
    Yun, Jang-Gn
    Lee, Jong Duk
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2011, 55 (01) : 37 - 43
  • [43] Material engineering to enhance reliability in 3D NAND flash memory
    Kim, Ki Han
    Kim, Namju
    Kim, Yeong Kwon
    Kim, Hee Seung
    Oh, Han Byeol
    Kim, Chae Eun
    Shin, Hyeun Woo
    Kim, Myeong Gi
    Choi, Won Jun
    Jang, Byung Chul
    DEVICE, 2025, 3 (02):
  • [44] Predictive Modeling of Channel Potential in 3-D NAND Flash Memory
    Kim, Yoon
    Kang, Myounggon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3901 - 3904
  • [45] Investigation of the Memory Operations in the 3D NAND Flash with More Realistic Geometry with Wavey Channel in the Tapered Channel Hole
    Oh, Hyun-Seo
    Oh, Yun-Jae
    So, Hyeongjun
    Kim, Jueun
    Kim, Soomin
    Son, So Won
    Kim, Tae Hun
    Kang, Daewoong
    Cho, Seongjae
    Cho, Il Hwan
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2025, : 2577 - 2585
  • [46] Coding Scheme for 3D Vertical Flash Memory
    Kim, Yongjune
    Mateescu, Robert
    Song, Seung-Hwan
    Bandic, Zvonimir
    Kumar, B. V. K. Vijaya
    2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2015, : 264 - 270
  • [47] Highly Scaled Vertical Cylindrical SONOS Cell With Bilayer Polysilicon Channel for 3-D NAND Flash Memory
    Van den Bosch, G.
    Kar, G. S.
    Blomme, P.
    Arreghini, A.
    Cacciato, A.
    Breuil, L.
    De Keersgieter, A.
    Paraschiv, V.
    Vrancken, C.
    Douhard, B.
    Richard, O.
    Van Aerde, S.
    Debusschere, I.
    Van Houdt, J.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1501 - 1503
  • [48] OVERVIEW OF 3D NAND FLASH AND PROGRESS OF SPLIT-PAGE 3D VERTICAL GATE (3DVG) NAND ARCHITECTURE
    Du, Pei-Ying
    Lue, Hang-Ting
    Shih, Yen-Hao
    Hsieh, Kuang-Yeu
    Lu, Chih-Yuan
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [49] Improvement of memory performance of 3-D NAND flash memory with retrograde channel doping
    Gupta, Deepika
    Upadhyay, Abhishek Kumar
    Beohar, Ankur
    Vishvakarma, Santosh Kumar
    Memories - Materials, Devices, Circuits and Systems, 2023, 4
  • [50] Overview of 3D NAND Flash and Progress of Vertical Gate (VG) Architecture
    Lue, Hang-Ting
    Chen, Shih-Hung
    Shih, Yen-Hao
    Hsieh, Kuang-Yeu
    Lu, Chih-Yuan
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 914 - 917
12345