An Area and Power Efficient FFT Processor for UWB Systems

被引：4

作者：

Qiao, Shushan ^{[1
]}

Hei, Yong ^{[1
]}

Wu, Bin ^{[1
]}

Zhou, Yumei ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Microelect, Beijing, Peoples R China

来源：

2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15 | 2007年

关键词：

FFT; UWB; OFDM;

D O I：

10.1109/WICOM.2007.151

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper presents a novel 128-point Fast Fourier Transform (FFT) processor for practical Ultra-wideband (UWB) applications. The pipeline FFT processor based on the proposed non-Cooley-Tukey radix-8 unit can provide high throughput rate and has low hardware complexity. The radix-8 unit's hardware cost can save up to 20% compared with Radix-2 Single path Delay Feedback (R2SDF) architecture. Furthermore, both the input and output are In nature order. A 128-point FFT processor has been designed and implemented with SMIC 0.18 mu m CMOS process based on the proposed architecture. The throughput rate of proposed FFT processor is up to 409.6 Msample/s, which can meet the specification of UWB systems.

引用

页码：582 / 585

页数：4

共 50 条

[41] An efficient FFT a algorithm for superscalar and VLIW processor architectures
Basoglu, C
Lee, W
Kim, Y
REAL-TIME IMAGING, 1997, 3 (06) : 441 - 453
[42] Vedic multiplication based efficient OFDM FFT processor
Kalra, Bhawna
Sharma, J. B.
JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2017, 32 (04) : 3121 - 3128
[43] Design efficient FFT digital processor for electromagnetic fields
Rozhkov, L
MMET'96 - VITH INTERNATIONAL CONFERENCE ON MATHEMATICAL METHODS IN ELECTROMAGNETIC THEORY, PROCEEDINGS, 1996, : 412 - 415
[44] A Hardware-efficient Variable-length FFT Processor for Low-power Applications
Bo, Yifan
Dou, Renfeng
Han, Jun
Zeng, Xiaoyang
2013 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2013,
[45] A high-performance power-efficient structure of FFT (fast Fourier transform) processor
Shi, X
Zhang, TJ
Hou, CH
2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3, 2004, : 555 - 558
[46] Power-efficient design of memory-based FFT processor with new addressing scheme
Lee, S
Kim, DB
Park, SC
IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 678 - 681
[47] Area Efficient Complex Floating Point Multiplier for Reconfigurable FFT/IFFT Processor Based on Vedic Algorithm
Thakare, L. P.
Deshmukh, A. Y.
PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND VIRTUALIZATION (ICCCV) 2016, 2016, 79 : 434 - 440
[48] An Area Efficient 1024-Point Low Power Radix-22 FFT Processor With Feed-Forward Multiple Delay Commutators
Ba, Ngoc Le
Kim, Tony Tae-Hyoung
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) : 3291 - 3299
[49] An area efficient vedic multiplier for FFT processor implementation using 4-2 compressor adder
Dhanasekar, S.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (06) : 935 - 951
[50] Low Power Pipelined FFT Processor Architecture on FPGA
Hassan, S. L. M.
Sulaiman, N.
Halim, I. S. A.
2018 9TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC2018), 2018, : 31 - 34

← 1 2 3 4 5 →