An Area and Power Efficient FFT Processor for UWB Systems

被引：4

作者：

Qiao, Shushan ^{[1
]}

Hei, Yong ^{[1
]}

Wu, Bin ^{[1
]}

Zhou, Yumei ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Microelect, Beijing, Peoples R China

来源：

2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15 | 2007年

关键词：

FFT; UWB; OFDM;

D O I：

10.1109/WICOM.2007.151

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper presents a novel 128-point Fast Fourier Transform (FFT) processor for practical Ultra-wideband (UWB) applications. The pipeline FFT processor based on the proposed non-Cooley-Tukey radix-8 unit can provide high throughput rate and has low hardware complexity. The radix-8 unit's hardware cost can save up to 20% compared with Radix-2 Single path Delay Feedback (R2SDF) architecture. Furthermore, both the input and output are In nature order. A 128-point FFT processor has been designed and implemented with SMIC 0.18 mu m CMOS process based on the proposed architecture. The throughput rate of proposed FFT processor is up to 409.6 Msample/s, which can meet the specification of UWB systems.

引用

页码：582 / 585

页数：4

共 50 条

[31] An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n
Bo Fu
Paul Ampadu
Journal of Signal Processing Systems, 2009, 56 : 59 - 68
[32] Design of a High-Throughput and Area-Efficient Ultra-Long FFT Processor
Lin, Hong-Ke
Lin, Pin-Han
Liu, Chih-Wei
2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
[33] Area-efficient Radix-32 FFT Processor for Hand Gesture Recognition Radar
Jung, Yongchul
Choi, Jaechan
Lee, Seongjoo
Jung, Yunho
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (03) : 246 - 253
[34] A power and area efficient multi-mode FEC processor
Tseng, YC
Lin, CC
Chang, HC
Lee, CY
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 253 - 256
[35] An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n
Fu, Bo
Ampadu, Paul
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 56 (01): : 59 - 68
[36] Low Power and Area efficient FFT architecture through decomposition technique
Shashidhara, K. S.
Srinivasaiah, H. C.
2017 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2017,
[37] Small Area High Speed Configurable FFT Processor
Zhang, Xiaoyu
Chen, Xin
Zhang, Ying
17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
[38] An Efficient Implementation Approach to FFT Processor for Spectral Analysis
Hazarika, Jinti
Khan, Mohd. Tasleem
Ahamed, Shaik Rafi
Nemade, Harshal B. B.
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72
[39] Design of an efficient variable-length FFT processor
Hung, CP
Chen, SG
Chen, KL
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 833 - 836
[40] Hardware efficient design of Variable Length FFT Processor
Gautam, Vinay
Ray, Kailash Chandra
Haddow, Pauline
2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 309 - 312

← 1 2 3 4 5 →