共 33 条
- [31] Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 μm CMOS technology IEEE Trans Compon Packag Manuf Technol Part C, 4 (286-294):
- [32] A novel NMOS transistor for high performance ESD protection devices in 0.18 μm CMOS technology utilizing salicide process ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 407 - 412
- [33] Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 mu m CMOS technology ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1997, 1997, : 308 - 315