Technical challenges of stencil printing technology for ultra fine pitch flip chip bumping

被引:41
|
作者
Manessis, D
Patzelt, R
Ostmann, A
Aschenbrenner, R
Reichl, H
机构
[1] Tech Univ Berlin, Microperipher Res Ctr, D-13355 Berlin, Germany
[2] Fraunhofer Inst Reliabil & Microintegrat, D-13355 Berlin, Germany
关键词
The authors would like to thank the European Commission for financial support of this work in the framework of CIRRUS Project (IST-1999-10023). The provision of the wafers by the Centre Nacional de Microelectrònica (CNM); Spain is greatly appreciated;
D O I
10.1016/S0026-2714(03)00361-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Stencil printing remains the technology route of choice for flip chip bumping because of its economical advantages over traditionally costly evaporation and electroplating processes. This paper provides the first research results on stencil printing of 80 and 60 mum pitch peripheral array configurations with Type 7 Sn63/Pb37 solder paste. In specific, the paste particle size ranges from 2 to 11 mum with an average particle size of 6.5 mum taken into account for aperture packing considerations. Furthermore, the present study unveils the determining role of stencil design and paste characteristics on the final bumping results. The limitations of stencil design are discussed and guidelines for printing improvement are given. Printing of Type 7 solder paste has yielded promising results. Solder bump deposits of 25 and 42 mum have been demonstrated on 80 mum pitch rectangular and round pads, respectively. Stencil printing challenges at 60 mum pitch peripheral arrays are also discussed. (C) 2003 Elsevier Ltd. All rights reserved.
引用
收藏
页码:797 / 803
页数:7
相关论文
共 50 条
  • [41] Development of fine pitch solder joint interconnection technology for flip chip assembly
    Wei, Z
    Poo, CY
    Waf, LS
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 509 - 514
  • [42] Differences in the sub-processes of ultra fine pitch stencil printing due to type-6 and type-7 pb-free solder pastes used for flip chip
    Jackson, GJ
    Hendriksen, MW
    Durairaj, RK
    Ekere, NN
    Desmulliez, MPY
    Kay, RW
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 536 - 543
  • [43] Immersion on soldering - a new way for ultra fine pitch bumping
    Nieland, S
    Ostmann, A
    Aschenbrenner, R
    Reichl, H
    ELECTRONICS GOES GREEN 2000 (PLUS): A CHALLENGE FOR THE NEXT MILLENNIUM, VOL 1, PROCEEDINGS, 2000, : 165 - 167
  • [44] Process development of electroplate bumping for ULSI flip chip technology
    Kiumi, R
    Yoshioka, J
    Kuriyama, F
    Saito, N
    Shimoyama, M
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 711 - 716
  • [45] Tacky Dots™ technology for flip chip and BGA solder bumping
    Beikmohamadi, A
    Cairncross, A
    Gantzhorn, JE
    Quinn, BR
    Saltzberg, MA
    Hotchkiss, G
    Amador, G
    Jacobs, L
    Stierman, R
    Dunford, S
    Hundt, P
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 448 - 453
  • [46] Stencil printing technology for wafer level bumping at sub-100 micron pitch using Pb-free alloys
    Kay, RW
    de Gourcuff, E
    Desmulliez, MPY
    Jackson, GJ
    Steen, HAH
    Liu, C
    Conway, PP
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 848 - 854
  • [47] Stencil printing process development for low cost flip chip interconnect
    Li, L
    Wiegele, S
    Thompson, P
    Lee, R
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 421 - 426
  • [48] Plating-free Bumping by Cu Nanopaste and Injection Molded Solder (IMS) for Fine Pitch Flip Chip Joining
    Aoki, Toyohiro
    Nakamura, Eiji
    Kohara, Sayuri
    Marushima, Chinami
    Sueoka, Kuniaki
    Hisada, Takashi
    Yamaguchi, Ryota
    Sekine, Nobuhiro
    Yatsugi, Kenichi
    Yada, Makoto
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 742 - 748
  • [49] fcCuBE Technology: A Pathway to Advanced Si-node and Fine Pitch Flip Chip
    Eslampour, Hamid
    Joshi, Mukul
    Kang, Keon Taek
    Bae, HyunIl
    Kim, YoungChul
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 904 - 909
  • [50] Development of Large Die Fine Pitch Flip Chip BGA using TCNCP Technology
    Jung, Yanggyoo
    Lee, Minjae
    Park, Sunwoo
    Ryu, Dongsu
    Jung, Youshin
    Hwang, Chanha
    Lee, Choonheung
    Park, Sungsoon
    Jimarez, Miguel
    Lee, Myung-June
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 439 - 443