Area Efficient Modified Vedic Multiplier

被引：20

作者：

Ram, G. Challa ^{[1
]}

Rani, D. Sudha ^{[1
]}

Lakshmanna, Y. Rama ^{[1
]}

Sindhuri, K. Bala ^{[1
]}

机构：

[1] SRKR Engn Coll, Dept ECE, Bhimavaram, India

来源：

PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016) | 2016年

关键词：

Vedic mathematics; Vedic multiplier; Urdhva-Tiryagbhyam; Array multiplier; Ripple Carry Adder (RCA); Binary to Excess Code Converter (BEC); Half Adder (HA); Full Adder(FA); Carry Select Adder (CSLA);

D O I：

10.1109/ICCPCT.2016.7530294

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper describes the design of high speed Vedic multiplier that uses the techniques of Vedic mathematics based on 16 sutras (algorithms) to improve the performance. In this paper the efficiency of Urdhva Tiryagbhyam (vertical and crosswise) Vedic method for multiplication which is different from the process of normal multiplication is presented. Urdhva -Tiryagbhyam is the most efficient algorithm that gives minimum delay for multiplication for all types of numbers irrespective of their size. Vedic multiplier is coded in Verilog HDL and stimulated and synthesized by using XILINX software 12.2 on Spartan 3E kit. Further the design of array multiplier is compared with the proposed multiplier in terms of delay, memory and power consumption.

引用

页数：5

共 50 条

[21] Area-Efficient Low PDP 8-bit Vedic Multiplier Design Using Compressors
Kaur, Harsimranjit
Prakash, Neelam Rup
2015 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ENGINEERING & COMPUTATIONAL SCIENCES (RAECS), 2015,
[22] Area Efficient Complex Floating Point Multiplier for Reconfigurable FFT/IFFT Processor Based on Vedic Algorithm
Thakare, L. P.
Deshmukh, A. Y.
PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING AND VIRTUALIZATION (ICCCV) 2016, 2016, 79 : 434 - 440
[23] An area efficient vedic multiplier for FFT processor implementation using 4-2 compressor adder
Dhanasekar, S.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (06) : 935 - 951
[24] Modified. Binary Multiplier Circuit Based on Vedic Mathematics
Akhter, Shamim
Chaturvedi, Saurabh
2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 234 - 237
[25] Performance Analysis For Vedic Multiplier Using Modified Full Adders
Bandi, VijayaLakshmi
2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
[26] Implementation of an Efficient NxN Multiplier Based on Vedic Mathematics and Booth Wallace Tree Multiplier
Jain, Avinash
Bansal, Somya
Khan, Shaheen
Akhter, Shamim
Chaturvedi, Saurabh
2019 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, CONTROL AND AUTOMATION (ICPECA-2019), 2019, : 364 - 368
[27] FPGA Implementation of Conventional and Vedic Algorithm for Energy Efficient Multiplier
Patil, Hemangi P.
Sawant, S. D.
2015 INTERNATIONAL CONFERENCE ON ENERGY SYSTEMS AND APPLICATIONS, 2015, : 583 - 587
[28] Design and Implementation of Energy Efficient Vedic Multiplier using FPGA
Patil, Hemangi P.
Sawant, S. D.
2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 206 - 210
[29] Design of an Efficient Multiplier Using Vedic Mathematics and Reversible Logic
Gowthami, P.
Satyanarayana, R. V. S.
2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 601 - 604
[30] Power-Delay-Area Efficient Design of Vedic Multiplier using Adaptable Manchester Carry Chain Adder
Katreepalli, Raghava
Haniotakis, Themistoklis
2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 1418 - 1422

← 1 2 3 4 5 →