Integrating Cache-Related Preemption Delay into GEDF Analysis for Multiprocessor Scheduling with On-Chip Cache

被引:5
|
作者
Zhang, Ying [1 ]
Guo, Zhishan [1 ]
Wang, Lingxiang [1 ]
Xiong, Haoyi [1 ]
Zhang, Zhenkai [2 ]
机构
[1] Missouri Univ Sci & Technol, Dept Comp Sci, Rolla, MO 65409 USA
[2] Vanderbilt Univ, Inst Software Integrated Syst, Nashville, TN 37212 USA
关键词
Multiprocessor scheduling; Cache-Related Preemption Delay; Global Earliest Deadline First; schedulability analysis; SCHEDULABILITY; SYSTEMS;
D O I
10.1109/Trustcom/BigDataSE/ICESS.2017.317
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Most existing multiprocessor schedulability analysis assumes zero cost for preemptions and migrations. In order for those analysis to be correct, execution time estimations are often inflated by a certain (pessimistic) factor, leading to severe waste of computing resource. In this paper, a novel Global Earliest Deadline First (GEDF) schedulability test is proposed, where Cache-Related Preemption Delay (CRPD) is separately modeled and integrated. Specifically, multiple analyses for estimating CRPD bounds are conducted based on the refined estimation of the maximal number of preemptions, leading to tighter G-EDF schedulability tests. The experimental study is conducted to demonstrate the performance of the proposed methods.
引用
收藏
页码:815 / 822
页数:8
相关论文
共 50 条
  • [41] A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor
    Takahashi, M
    Takano, H
    Kaneko, E
    Suzuki, S
    SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 314 - 322
  • [42] Analysis of cache behaviour and software optimizations for faster on-chip network simulations
    B. M. Prabhu Prasad
    Khyamling Parane
    Basavaraj Talawar
    International Journal of System Assurance Engineering and Management, 2019, 10 : 696 - 712
  • [43] Fixed priority scheduling with pre-emption thresholds and cache-related pre-emption delays: integrated analysis and evaluation
    Reinder J. Bril
    Sebastian Altmeyer
    Martijn M. H. P. van den Heuvel
    Robert I. Davis
    Moris Behnam
    Real-Time Systems, 2017, 53 : 403 - 466
  • [44] Design and Analysis of On-Chip Networks for Large-Scale Cache Systems
    Jin, Yuho
    Kim, Eun Jung
    Yum, Ki Hwan
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (03) : 332 - 344
  • [45] Analysis of cache behaviour and software optimizations for faster on-chip network simulations
    Prasad, B. M. Prabhu
    Parane, Khyamling
    Talawar, Basavaraj
    INTERNATIONAL JOURNAL OF SYSTEM ASSURANCE ENGINEERING AND MANAGEMENT, 2019, 10 (04) : 696 - 712
  • [46] Modeling & Analysis of Redundancy based Fault Tolerance for Permanent Faults in Chip Multiprocessor Cache
    Choudhury, Avishek
    Sikdar, Biplab K.
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 115 - 120
  • [47] Cache-Aware Timing Analysis of Limited Preemption Scheduling With Fixed Preemption Points in Set-Associative Mapping
    Zhou, Pengyu
    IEEE ACCESS, 2025, 13 : 47346 - 47360
  • [48] Virtual Machine Scheduling for Multicores Considering Effects of Shared On-chip Last Level Cache Interference
    Kim, Shin-gyu
    Eom, Hyeonsang
    Yeom, Heon Y.
    2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,
  • [49] An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches
    Kim, C
    Burger, D
    Keckler, SW
    ACM SIGPLAN NOTICES, 2002, 37 (10) : 211 - 222
  • [50] Static cache partitioning robustness analysis for embedded on-chip multi-processors
    Molnos, Anca M.
    Cotofana, Sorin D.
    Heijligers, Marc J. M.
    van Eijndhoven, Jos T. J.
    TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS I, 2007, 4050 : 279 - +