共 50 条
- [41] A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 314 - 322
- [42] Analysis of cache behaviour and software optimizations for faster on-chip network simulations International Journal of System Assurance Engineering and Management, 2019, 10 : 696 - 712
- [43] Fixed priority scheduling with pre-emption thresholds and cache-related pre-emption delays: integrated analysis and evaluation Real-Time Systems, 2017, 53 : 403 - 466
- [46] Modeling & Analysis of Redundancy based Fault Tolerance for Permanent Faults in Chip Multiprocessor Cache 2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 115 - 120
- [47] Cache-Aware Timing Analysis of Limited Preemption Scheduling With Fixed Preemption Points in Set-Associative Mapping IEEE ACCESS, 2025, 13 : 47346 - 47360
- [48] Virtual Machine Scheduling for Multicores Considering Effects of Shared On-chip Last Level Cache Interference 2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,
- [50] Static cache partitioning robustness analysis for embedded on-chip multi-processors TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS I, 2007, 4050 : 279 - +