Integrating Cache-Related Preemption Delay into GEDF Analysis for Multiprocessor Scheduling with On-Chip Cache

被引：5

作者：

Zhang, Ying ^{[1
]}

Guo, Zhishan ^{[1
]}

Wang, Lingxiang ^{[1
]}

Xiong, Haoyi ^{[1
]}

Zhang, Zhenkai ^{[2
]}

机构：

[1] Missouri Univ Sci & Technol, Dept Comp Sci, Rolla, MO 65409 USA

[2] Vanderbilt Univ, Inst Software Integrated Syst, Nashville, TN 37212 USA

来源：

2017 16TH IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS / 11TH IEEE INTERNATIONAL CONFERENCE ON BIG DATA SCIENCE AND ENGINEERING / 14TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS | 2017年

关键词：

Multiprocessor scheduling; Cache-Related Preemption Delay; Global Earliest Deadline First; schedulability analysis; SCHEDULABILITY; SYSTEMS;

D O I：

10.1109/Trustcom/BigDataSE/ICESS.2017.317

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Most existing multiprocessor schedulability analysis assumes zero cost for preemptions and migrations. In order for those analysis to be correct, execution time estimations are often inflated by a certain (pessimistic) factor, leading to severe waste of computing resource. In this paper, a novel Global Earliest Deadline First (GEDF) schedulability test is proposed, where Cache-Related Preemption Delay (CRPD) is separately modeled and integrated. Specifically, multiple analyses for estimating CRPD bounds are conducted based on the refined estimation of the maximal number of preemptions, leading to tighter G-EDF schedulability tests. The experimental study is conducted to demonstrate the performance of the proposed methods.

引用

页码：815 / 822

页数：8

共 50 条

[31] Scope-Aware Useful Cache Block Calculation for Cache-Related Pre-Emption Delay Analysis With Set-Associative Data Caches
Zhang, Wei
Guan, Nan
Ju, Lei
Tang, Yue
Liu, Weichen
Jia, Zhiping
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2333 - 2346
[32] On-Chip Cache Hierarchy-Aware Tile Scheduling for Multicore Machines
Liu, Jun
Zhang, Yuanrui
Ding, Wei
Kandemir, Mahmut
2011 9TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO), 2011, : 161 - 170
[33] Nonuniform cache architectures for wire-delay dominated on-chip caches
Kim, C
Burger, D
Keckler, SW
IEEE MICRO, 2003, 23 (06) : 99 - 107
[34] Control-theoretic adaptive cache-fair scheduling of chip multiprocessor systems
Arslan, Huseyin G.
Tian, Yu-Chu
Li, Fenglian
Peng, Chen
Fei, Min-Rui
TRANSACTIONS OF THE INSTITUTE OF MEASUREMENT AND CONTROL, 2018, 40 (10) : 3095 - 3104
[35] Delay Optimization of Center Network Cache and Performance Simulation of On-chip Network Communication
Zhu, Huan
Le, Zhiqiang
PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON AUTOMATION, MECHANICAL CONTROL AND COMPUTATIONAL ENGINEERING, 2015, 124 : 876 - 881
[36] Quantitative analysis and optimization techniques for on-chip cache leakage power
Kim, NS
Blaauw, D
Mudge, T
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (10) : 1147 - 1156
[37] Cache Analysis and Software Optimizations for Faster On-Chip Network Simulations
Parane, Khyamling
Prasad, Prabhu B. M.
Talawar, Basavaraj
2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2016, : 83 - 88
[38] Fixed priority scheduling with pre-emption thresholds and cache-related pre-emption delays: integrated analysis and evaluation
Bril, Reinder J.
Altmeyer, Sebastian
van den Heuvel, Martijn M. H. P.
Davis, Robert I.
Behnam, Moris
REAL-TIME SYSTEMS, 2017, 53 (04) : 403 - 466
[39] A Technique to Calculate Cache Related Preemption Delay using Constraints on Non-Nested Preemptions
Keskar, Ravindra B.
Deshpande, Umesh
Kharabe, Swapnil
3RD INTERNATIONAL CONFERENCE ON RECENT TRENDS IN COMPUTING 2015 (ICRTC-2015), 2015, 57 : 622 - 629
[40] Improved Techniques to Compute Cache Related Preemption Delay Using Non-Nested Preemptions
Keskar, Ravindra B.
Deshpande, Umesh
2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 366 - 371

← 1 2 3 4 5 →