Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors

被引:36
|
作者
Cerdeira, A. [1 ]
Estrada, M. [1 ]
Iniguez, B. [2 ]
Trevisoli, R. D. [3 ]
Doria, R. T. [3 ]
de Souza, M. [3 ]
Pavanello, M. A. [3 ]
机构
[1] CINVESTAV IPN, Dept Ingn Elect, Secc Elect Estado Solido, Mexico City 07360, DF, Mexico
[2] Univ Rovira & Virgili, Dept Engn Elect Elect & Automat, E-43007 Tarragona, Spain
[3] Ctr Univ FEI, Dept Elect Engn, BR-09850901 Sao Bernardo Do Campo, Brazil
基金
巴西圣保罗研究基金会;
关键词
JLT; Junctionless transistor; Double-Gate Junctionless Transistor model; Accumulation JLT; Depletion JLT; COMPACT MODEL; MOSFETS;
D O I
10.1016/j.sse.2013.03.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors (SDGJLTM) is proposed and validated with simulations for doping concentrations of 5 x 10(18) and 1 x 10(19) cm(-3), as well as for layer thicknesses of 10, 15 and 20 nm. The model is physically-based, considering both the depletion and accumulation operating conditions. Most model parameters are related to physical magnitudes, and the extraction procedure for each of them is well established. The model provides an accurate description of the transistor behavior in all operating conditions. Among important advantages with respect to previous models are the inclusion of the effect of the series resistance and the fulfilment of the requirement of being symmetrical with respect to V-d = 0 V. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:59 / 63
页数:5
相关论文
共 50 条
  • [31] A Common Core Model for Junctionless Nanowires and Symmetric Double-Gate FETs
    Sallese, Jean-Michel
    Jazaeri, Farzan
    Barbut, Lucian
    Chevillon, Nicolas
    Lallement, Christophe
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4277 - 4280
  • [32] Empirical Model for Nonuniformly Doped Symmetric Double-Gate Junctionless Transistor
    Kumari, Vandana
    Kumar, Ayush
    Saxena, Manoj
    Gupta, Mridula
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 314 - 321
  • [33] Analytical drift-current threshold voltage model of long-channel double-gate MOSFETs
    Shih, Chun-Hsing
    Wang, Jhong-Sheng
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (10)
  • [34] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 45 - 52
  • [35] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Ratul Kumar Baruah
    Roy P. Paily
    Journal of Computational Electronics, 2016, 15 : 45 - 52
  • [36] Simulation study on short channel double-gate junctionless field-effect transistors
    吴美乐
    靳晓诗
    揣荣岩
    刘溪
    JongHo Lee
    Journal of Semiconductors, 2013, 34 (03) : 35 - 42
  • [37] Explicit Analytical Current-Voltage Model for Double-Gate Junctionless Transistors
    Hwang, Byeong-Woon
    Yang, Ji-Woon
    Lee, Seok-Hee
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 171 - 177
  • [38] Simulation study on short channel double-gate junctionless field-effect transistors
    Wu, Meile
    Jin, Xiaoshi
    Chuai, Rongyan
    Liu, Xi
    Lee, Jong-Ho
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (03)
  • [39] Simulation study on short channel double-gate junctionless field-effect transistors
    吴美乐
    靳晓诗
    揣荣岩
    刘溪
    Jong-Ho Lee
    Journal of Semiconductors, 2013, (03) : 35 - 42
  • [40] A Full-Range Drain Current Model for Double-Gate Junctionless Transistors
    Duarte, Juan Pablo
    Choi, Sung-Jin
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4219 - 4225