Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors

被引：36

作者：

Cerdeira, A. ^{[1
]}

Estrada, M. ^{[1
]}

Iniguez, B. ^{[2
]}

Trevisoli, R. D. ^{[3
]}

Doria, R. T. ^{[3
]}

de Souza, M. ^{[3
]}

Pavanello, M. A. ^{[3
]}

机构：

[1] CINVESTAV IPN, Dept Ingn Elect, Secc Elect Estado Solido, Mexico City 07360, DF, Mexico

[2] Univ Rovira & Virgili, Dept Engn Elect Elect & Automat, E-43007 Tarragona, Spain

[3] Ctr Univ FEI, Dept Elect Engn, BR-09850901 Sao Bernardo Do Campo, Brazil

来源：

SOLID-STATE ELECTRONICS | 2013年 / 85卷

基金：

巴西圣保罗研究基金会;

关键词：

JLT; Junctionless transistor; Double-Gate Junctionless Transistor model; Accumulation JLT; Depletion JLT; COMPACT MODEL; MOSFETS;

D O I：

10.1016/j.sse.2013.03.008

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new charge-based continuous model for long-channel Symmetric Double-Gate Junctionless Transistors (SDGJLTM) is proposed and validated with simulations for doping concentrations of 5 x 10(18) and 1 x 10(19) cm(-3), as well as for layer thicknesses of 10, 15 and 20 nm. The model is physically-based, considering both the depletion and accumulation operating conditions. Most model parameters are related to physical magnitudes, and the extraction procedure for each of them is well established. The model provides an accurate description of the transistor behavior in all operating conditions. Among important advantages with respect to previous models are the inclusion of the effect of the series resistance and the fulfilment of the requirement of being symmetrical with respect to V-d = 0 V. (C) 2013 Elsevier Ltd. All rights reserved.

引用

页码：59 / 63

页数：5

共 50 条

[21] Hole Mobility Model for Si Double-Gate Junctionless Transistors
Chen, Fan
Wei, Kangliang
Sha, Wei E. I.
Huang, Jun Z.
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
[22] Charge-based compact analytical model for triple-gate junctionless nanowire transistors
Avila-Herrera, F.
Paz, B. C.
Cerdeira, A.
Estrada, M.
Pavanello, M. A.
SOLID-STATE ELECTRONICS, 2016, 122 : 23 - 31
[23] Improved Continuous Model for Short Channel Double- Gate Junctionless Transistors
Paz, Bruna Cardoso
Avila, Fernando
Cerdeira, Antonio
Pavanello, Marcelo Antonio
2014 29TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2014,
[24] Charge-Based Modeling of Double-Gate and Nanowire Junctionless FETs Including Interface-Trapped Charges
Yesayan, Ashkhen
Jazaeri, Farzan
Sallese, Jean-Michel
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1368 - 1374
[25] A long-channel model for the asymmetric double-gate MOSFET valid in all regions of operation
Kammula, A
Minch, BA
2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 156 - 161
[26] A compact model of subthreshold characteristics for short channel double-gate junctionless field effect transistors
Jin, Xiaoshi
Liu, Xi
Chuai, Rongyan
Lee, Jung-Hee
Lee, Jong-Ho
EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2014, 65 (03):
[27] Analytical Drain Current Model for Long Channel Double-Gate Negative Capacitance Junctionless Transistors Using Landau Theory
Jiang, Chunsheng
Liang, Renrong
Wang, Jing
Xu, Jun
2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 35 - 38
[28] An Analytical Universal Model for Symmetric Double Gate Junctionless Transistors
Bora, N.
Das, P.
Subadar, R.
JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (02)
[29] Charge-based model for long-channel cylindrical surrounding-gate MOSFETs from intrinsic channel to heavily doped body
Liu, Feng
He, Jin
Zhang, Lining
Zhang, Jian
Hu, Jinghua
Ma, Chenyue
Chan, Mansun
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2187 - 2194
[30] A charge-based capacitance model for double-gate hetero-gate-dielectric tunnel FET
Kaur, Sarabjeet
Raman, Ashish
Sarin, Rakesh Kumar
SUPERLATTICES AND MICROSTRUCTURES, 2021, 150

← 1 2 3 4 5 →