共 30 条
- [1] Thermally robust nickel silicide process for nano-scale CMOS technology IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 651 - 655
- [2] Optimized nickel silicide technology for fully depleted nano-scale SOI MOSFETs 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 765 - 768
- [5] Thermal stability improvement of Ni germanide utilizing Ni-Pd alloy for nano-scale Ge MOSFETs EXTENDED ABSTRACTS 2008 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2008, : 158 - 161
- [8] ReRAM Device and Circuit Co-Design Challenges in Nano-scale CMOS Technology APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 213 - 216
- [9] Co-sputtering Co–Ti alloy as a single barrier/liner for Co interconnects and thermal stability enhancement using TiN metal capping Journal of Materials Science: Materials in Electronics, 2019, 30 : 10579 - 10588
- [10] Improvement of thermal stability of nickel silicide using multi-capping structure NANOSCIENCE AND TECHNOLOGY, PTS 1 AND 2, 2007, 121-123 : 1261 - 1264