SPICE Simulator for Hybrid CMOS Memristor Circuit and System

被引:0
|
作者
Wang, Yuhao [1 ]
Fei, Wei [1 ]
Yu, Hao [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
memristor; SPICE simulator; internal state variable;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Memristor is a two-terminal non-linear passive electrical device. After its recently successful fabrication, a variety of applications based on memristor have been explored, such as non-volatile memory, reconfigurable computing and neural network. However, one major challenge when designing hybrid CMOS memristor integrated circuit is the lack of SPICE-like simulator for design validation. Current approach is to describe memristor device with equivalent circuit, which is however extremely time-consuming for large scale design simulation due to additional modeling components. In this paper, a memristor SPICE simulator is introduced based on the recent new modified nodal analysis (MNA) framework, which can effectively support the non-conventional state variable such as doping ratio of memristor. As such, the memristor device can be stamped into state matrix similarly as one BSIM MOSFET. Compared with equivalent circuit simulation approach, our new MNA based approach exhibits 40x less simulation time for a 32 x 32 memristor crossbar circuit. A hybrid CMOS memristor circuit for classic conditioning training has also been studied by the developed SPICE simulator.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Memristor-CMOS Interfacing Circuit SPICE Model
    Mokhtar, Siti Musliha Ajmal Binti
    Abdullah, Wan Fazlida Hanim
    ISCAIE 2015 - 2015 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS, 2015, : 147 - 150
  • [2] A Memristor-CMOS Hybrid Circuit for Classical Conditioning Reflex
    Yang, Le
    Zeng, Zhigang
    2018 8TH INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST 2018), 2018, : 257 - 261
  • [3] A Novel Hybrid CMOS-Memristor Logic Circuit Using Memristor Ratioed Logic
    Teimoori, Mehri
    Ahmadi, Arash
    Alirezaee, Shahpour
    Ahmadi, Majid
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
  • [4] Memristor Spice Model for Designing Analog Circuit
    Adzmi, Ahmad Fuad
    Nasrudin, Azman
    Abdullah, Wan Fazlida Hanim
    Herman, Sukreen Hana
    2012 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2012,
  • [5] A Carry Lookahead Adder Based on Hybrid CMOS-Memristor Logic Circuit
    Liu, Gongzhi
    Zheng, Lijing
    Wang, Guangyi
    Shen, Yiran
    Liang, Yan
    IEEE ACCESS, 2019, 7 : 43691 - 43696
  • [6] Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis
    Fei, Wei
    Yu, Hao
    Zhang, Wei
    Yeo, Kiat Seng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (06) : 1012 - 1025
  • [7] Hybrid CMOS/Memristor Circuits
    Strukov, D. B.
    Stewart, D. R.
    Borghetti, J.
    Li, X.
    Pickett, M.
    Ribeiro, G. Medeiros
    Robinett, W.
    Snider, G.
    Strachan, J. P.
    Wu, W.
    Xia, Q.
    Yang, J. Joshua
    Williams, R. S.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1967 - 1970
  • [8] CIRCUIT SIMULATOR RUNS FASTER THAN SPICE
    LIPMAN, J
    EDN, 1995, 40 (25) : 26 - +
  • [9] Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid CMOS/Memristor Circuit
    Ishizaka, Mamoru
    Shintani, Michihiro
    Inoue, Michiko
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (04): : 537 - 546
  • [10] Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid CMOS/Memristor Circuit
    Mamoru Ishizaka
    Michihiro Shintani
    Michiko Inoue
    Journal of Electronic Testing, 2020, 36 : 537 - 546