Electrical characterization of high-k gate dielectrics on semiconductors

被引：0
|
作者：
Ma, T. P. [1 ]
机构：
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
来源：
APPLIED SURFACE SCIENCE | 2008年 / 255卷 / 03期
基金：
美国国家科学基金会;
关键词：
Electrical characterization; High-k dielectrics; Semiconductors; MOSFET; IETS; Charge pumping; Lateral profiling;
D O I：
10.1016/j.apsusc.2008.07.010
中图分类号：
O64 [物理化学（理论化学）、化学物理学];
学科分类号：
070304 ; 081704 ;
摘要：
This paper reviews the following electrical characterization techniques for measuring the microscopic bonding structures, impurities, and electrically active defects in advanced CMOS gate stacks: ( 1) inelastic electron tunneling spectroscopy (IETS), ( 2) lateral pro. ling of threshold voltages, interface-trap density, and oxide charge density distributions along the channel of a MOSFET, and ( 3) pulse agitated substrate hot electron injection (PASHEI) technique for measuring trapping effects in the gate dielectric at low and modest gate voltages. (c) 2008 Elsevier B. V. All rights reserved.
引用
收藏
页码：672 / 675
页数：4
相关论文
共 50 条
  • [41] A complex x-ray characterization of epitaxially grown high-K gate dielectrics
    Zaumseil, P
    Schroeder, T
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2005, 38 (10A) : A179 - A183
  • [42] In-line electrical metrology for high-K gate dielectrics deposited by atomic layer CVD
    De Witte, H
    Passefort, S
    Besling, W
    Maes, JWH
    Eason, K
    Young, E
    Rittersma, ZM
    Heyns, M
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2003, 150 (09) : F169 - F172
  • [43] High temperature characterization of high-k dielectrics on SiC
    Weng, M. H.
    Mahapatra, R.
    Tappin, P.
    Miao, B.
    Chattopadhyay, S.
    Horsfall, A. B.
    Wright, N. G.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2006, 9 (06) : 1133 - 1136
  • [44] Structural and Electrical Characteristics of High-k Sm2TiO5 Gate Dielectrics
    Pan, Tung-Ming
    Yen, Li-Chen
    Huang, Chun-Chin
    Lin, Wu-Ching
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2009, 12 (06) : G27 - G29
  • [45] The thermal stability and electrical properties of LaErO3 films as high-k gate dielectrics
    Gao, Xu
    Yin, Jiang
    Xia, Yidong
    Yin, Kuibo
    Gao, Ligang
    Guo, Hongxuan
    Liu, Zhiguo
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2008, 41 (23)
  • [46] Study of high-k gate dielectrics by means of positron annihilation
    Uedono, A.
    Naito, T.
    Otsuka, T.
    Ito, K.
    Shiraishi, K.
    Yamabe, K.
    Miyazaki, S.
    Watanabe, H.
    Umezawa, N.
    Hamid, A.
    Chikyow, T.
    Ohdaira, T.
    Suzuki, R.
    Ishibashi, S.
    Inumiya, S.
    Kamiyama, S.
    Akasaka, Y.
    Nara, Y.
    Yamada, K.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 4, NO 10, 2007, 4 (10): : 3599 - +
  • [47] Simulation of nanofloating gate memory with high-k stacked dielectrics
    Govoreanu, B
    Blomme, P
    Van Houdt, J
    De Meyer, K
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 299 - 302
  • [48] Introduction of crystalline high-k gate dielectrics in a CMOS process
    Gottlob, HDB
    Lemme, MC
    Mollenhauer, T
    Wahlbrink, T
    Efavi, JK
    Kurz, H
    Stefanov, Y
    Haberle, K
    Komaragiri, R
    Ruland, T
    Zaunert, F
    Schwalke, U
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
  • [49] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272
  • [50] Transient charging and relaxation in high-k gate dielectrics and their implications
    Lee, BH
    Young, C
    Choi, R
    Sim, JH
    Bersuker, G
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2415 - 2419
12345