A 6-Bit, 12.5 GS/s Comparator for High-Speed A/D Conversion in 0.35 μM SiGe BiCMOS Technology

被引：0

作者：

Yin, Kuai ^{[1
]}

Meng, Qiao ^{[1
]}

Liu, Haitao ^{[1
]}

Tang, Kai ^{[1
]}

机构：

[1] Southeast Univ, Inst RF & OE ICs, Nanjing, Jiangsu, Peoples R China

来源：

MECHANICAL ENGINEERING AND TECHNOLOGY | 2012年 / 125卷

关键词：

Analog-to-digital conversion; comparator; high-speed; SiGe BiCMOS; HBT COMPARATOR;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a monolithic comparator implemented in CHRT 0.35 mu m SiGe BiCMOS technology for high-speed medium-resolution flash analog-to-digital conversion. The SiGe BiCMOS process provides HBT transistors with maximum f(T) as 55 GHz. The comparator occupies a die area of 240x65 mu m(2) with a power dissipation of 54.16 mW from a 3.3-V power supply. Operating with an input frequency of I GHz, the circuit can oversample up to 12.5 GS/s with 7 bits of resolution; while operating at Nyquist, the comparator can sample up to 12.5 GS/s with 6 bits resolution. This design achieves a considerable trade-off between power, speed and resolution.

引用

页码：27 / 34

页数：8

共 50 条

[41] 10Gb/s single-ended laser driver in 0.35μm SiGe BiCMOS technology
Tsai, CM
Huang, LR
Li, DV
Chang, CF
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 289 - 292
[42] 40 GS/s 5 bit Time Interleaved Analog to Digital Converter in 0.18 µm SiGe BiCMOS Process
Journal of Communications Technology and Electronics, 2021, 66 : S201 - S212
[43] A 32-GS/s 6-bit Double-Sampling DAC in InP HBT Technology
Nagatani, Munehiko
Nosaka, Hideyuki
Yamanaka, Shogo
Sano, Kimikazu
Murata, Koichi
2009 ANNUAL IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM - 2009 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2009, 2009, : 169 - 172
[44] 64-GS/s 6-bit Track-and-Hold Circuit With More Than 61 GHz Bandwidth at 1.0 Vpp Input Voltage Swing in 90-nm SiGe BiCMOS Technology
Thomas, Philipp
Groezing, Markus
Berroth, Manfred
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[45] 40 GS/s 5 bit Time Interleaved Analog to Digital Converter in 0.18 μm SiGe BiCMOS Process
Talay, Yasin
Aytar, Oktay
JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 2021, 66 (SUPPL 2) : S201 - S212
[46] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
Sundstrom, Timmy
Alvandpour, Atila
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 64 (03) : 215 - 222
[47] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
Timmy Sundström
Atila Alvandpour
Analog Integrated Circuits and Signal Processing, 2010, 64 : 215 - 222
[48] A 5-BIT, 2.2 GS/S MONOLITHIC A/D CONVERTER WITH GIGAHERTZ BANDWIDTH, AND 6-BIT A/D CONVERTER SYSTEM
DUCOURANT, T
MEIGNANT, D
BERTSCH, P
WRIGHT, M
GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 337 - 340
[49] COMPARATOR SETS UP HIGH-SPEED, HIGH-ACCURACY A-D CONVERSION
ERDI, G
ELECTRONIC DESIGN, 1980, 28 (19) : 85 - 87
[50] Design of an 8-bit 1GS/s F&I ADC in 0,13μm SiGe BiCMOS Technology
Barzdenas, V.
Poviliauskas, D.
Grazulevicius, G.
Kiela, K.
ELEKTRONIKA IR ELEKTROTECHNIKA, 2012, 122 (06) : 55 - 58

← 1 2 3 4 5 →