Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs

被引:74
|
作者
Chen, Zhuojun [1 ]
Xiao, Yongguang
Tang, Minghua [1 ]
Xiong, Ying
Huang, Jianqiang
Li, Jiancheng [2 ]
Gu, Xiaochen [2 ]
Zhou, Yichun
机构
[1] Xiangtan Univ, Minist Educ, Key Lab Low Dimens Mat & Applicat Technol, Xiangtan 411105, Peoples R China
[2] Natl Univ Def Technol, Coll Elect Sci & Engn, ASIC R&D Ctr, Changsha 410073, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
Double gate (DG); junctionless (JL) MOSFET; surface potential; threshold voltage shift; TRANSISTORS;
D O I
10.1109/TED.2012.2221164
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A surface-potential-based model is developed for the symmetric long-channel junctionless double-gate MOSFET. The relationships between surface potential and gate voltage are derived from some effective approximations to Poisson's equation for deep depletion, partial depletion, and accumulation conditions. Then, the Pao-Sah integral is carried out to obtain the drain current. It is shown that the model is in good agreement with numerical simulations from subthreshold to saturation region. Finally, we discuss the strengths and limitations (i.e., threshold voltage shifts) of the JLFET, which has been recently proposed as a promising candidate for the JFET.
引用
收藏
页码:3292 / 3298
页数:7
相关论文
共 50 条
  • [31] Explicit solution of channel potential and drain current model in symmetric double-gate polysilicon TFTs
    Ma Xiaoyu
    Deng Wanling
    Huang Junkai
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (03)
  • [32] Explicit solution of channel potential and drain current model in symmetric double-gate polysilicon TFTs
    马晓玉
    邓婉玲
    黄君凯
    Journal of Semiconductors, 2014, 35 (03) : 9 - 14
  • [33] Explicit solution of channel potential and drain current model in symmetric double-gate polysilicon TFTs
    马晓玉
    邓婉玲
    黄君凯
    Journal of Semiconductors, 2014, (03) : 9 - 14
  • [34] An analytic drain current model for long-channel undoped gate stack surrounding-gate MOSFETs including interface fixed charges
    Wang, Danghui
    Zhang, Man
    Han, Ru
    Lu, Yuhao
    He, Lu
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2014, 27 (01) : 99 - 108
  • [35] Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs
    Chen, Zhanhang
    Shan, Haoliang
    Ding, Ziyi
    Wu, Xia
    Cen, Xiaolin
    Ma, Xiaoyu
    Deng, Wanling
    Huang, Junkai
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 948 - 955
  • [36] A Gate-Induced Drain-Leakage Current Model for Fully Depleted Double-Gate MOSFETs
    Jin, Xiaoshi
    Liu, Xi
    Lee, Jong-Ho
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2800 - 2804
  • [37] A long-channel model for the asymmetric double-gate MOSFET valid in all regions of operation
    Kammula, A
    Minch, BA
    2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 156 - 161
  • [38] Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors (vol 59, pg 3510, 2012)
    Trevisoli, Renan
    Doria, Rodrigo Trevisoli
    de Souza, Michelly
    Das, Samaresh
    Ferain, Isabelle
    Pavanello, Marcelo Antonio
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 527 - 527
  • [39] Explicit model for the gate tunneling current in double-gate MOSFETs
    Chaves, Ferney
    Jimenez, David
    Sune, Jordi
    SOLID-STATE ELECTRONICS, 2012, 68 : 93 - 97
  • [40] An implicit analytical surface potential based model for long channel symmetric double-gate MOSFETs accounting for oxide and interface trapped charges
    Livingston, Ian P.
    Esqueda, Ivan S.
    Barnaby, Hugh J.
    SOLID-STATE ELECTRONICS, 2022, 187