Surface-Potential-Based Drain Current Model for Long-Channel Junctionless Double-Gate MOSFETs

被引：74
|
作者：
Chen, Zhuojun [1 ]
Xiao, Yongguang
Tang, Minghua [1 ]
Xiong, Ying
Huang, Jianqiang
Li, Jiancheng [2 ]
Gu, Xiaochen [2 ]
Zhou, Yichun
机构：
[1] Xiangtan Univ, Minist Educ, Key Lab Low Dimens Mat & Applicat Technol, Xiangtan 411105, Peoples R China
[2] Natl Univ Def Technol, Coll Elect Sci & Engn, ASIC R&D Ctr, Changsha 410073, Hunan, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2012年 / 59卷 / 12期
基金：
中国国家自然科学基金;
关键词：
Double gate (DG); junctionless (JL) MOSFET; surface potential; threshold voltage shift; TRANSISTORS;
D O I：
10.1109/TED.2012.2221164
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A surface-potential-based model is developed for the symmetric long-channel junctionless double-gate MOSFET. The relationships between surface potential and gate voltage are derived from some effective approximations to Poisson's equation for deep depletion, partial depletion, and accumulation conditions. Then, the Pao-Sah integral is carried out to obtain the drain current. It is shown that the model is in good agreement with numerical simulations from subthreshold to saturation region. Finally, we discuss the strengths and limitations (i.e., threshold voltage shifts) of the JLFET, which has been recently proposed as a promising candidate for the JFET.
引用
收藏
页码：3292 / 3298
页数：7
相关论文
共 50 条
  • [21] An explicit surface potential, capacitance and drain current model for double-gate TFET
    Kaur, Sarabjeet
    Raman, Ashish
    Sarin, Rakesh Kumar
    SUPERLATTICES AND MICROSTRUCTURES, 2020, 140
  • [22] A two-dimensional analytical model for short channel junctionless double-gate MOSFETs
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    AIP ADVANCES, 2015, 5 (05)
  • [23] An Analytical Drain Current Model for Short-Channel Triple-Material Double-Gate MOSFETs
    Agnihotri, Harshit
    Ranjan, Abhishek
    Tiwari, Pramod Kumar
    Jit, S.
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 327 - 328
  • [24] Drain current model including velocity saturation for symmetric double-gate MOSFETs
    Hariharan, Venkatnarayan
    Vasi, Juzer
    Rao, V. Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2173 - 2180
  • [25] A subthreshold current model for nanoscale short channel junctionless MOSFETs applicable to symmetric and asymmetric double-gate structure
    Jin, Xiaoshi
    Liu, Xi
    Kwon, Hyuck-In
    Lee, Jung-Hee
    Lee, Jong-Ho
    SOLID-STATE ELECTRONICS, 2013, 82 : 77 - 81
  • [26] Drain current model of double-gate MOSFETs considering both electrons and holes
    Zhu, Zhaomin
    Yan, Dawei
    Xu, Guoqing
    Gu, Xiaofeng
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2014, 9 (03) : 262 - 266
  • [27] Charge-Based Modeling of Long-Channel Symmetric Double-Gate Junction FETs-Part I: Drain Current and Transconductances
    Makris, Nikolaos
    Jazaeri, Farzan
    Sallese, Jean-Michel
    Sharma, Rupendra Kumar
    Bucher, Matthias
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 2744 - 2750
  • [28] Explicit drain current model of junctionless double-gate field-effect transistors
    Yesayan, Ashkhen
    Pregaldiny, Fabien
    Sallese, Jean-Michel
    SOLID-STATE ELECTRONICS, 2013, 89 : 134 - 138
  • [29] Surface-potential-based compact model for quantum effects in planar and double-gate MOSFET
    Serov, A. Yu.
    Hong, S. -M.
    Park, Y. J.
    Min, H. S.
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 297 - 300
  • [30] A Complete Analytical Model of Surface Potential and Drain Current for an Ultra Short Channel Double Gate Asymmetric Junctionless Transistor
    Bora, Nipanka
    Subadar, Rupaban
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (09) : 1283 - 1289
12345