Reducing communication overhead in distributed logic simulation of VLSI circuits

被引：0

作者：

Guettaf, A ^{[1
]}

Bazargan-Sabet, P ^{[1
]}

机构：

[1] Univ Paris 06, Lab LIP6, ASIM, F-75252 Paris 05, France

来源：

PROCEEDINGS OF THE 1998 SUMMER COMPUTER SIMULATION CONFERENCE: SIMULATION AND MODELING TECHNOLOGY FOR THE TWENTY-FIRST CENTURY | 1998年

关键词：

partitioning; node replication; discrete event; distributed simulation; VLSI;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Distributed simulation represents an attractive and smart way of improving the verification speed of large VLSI circuits. Unfortunately, this inexpensive approach suffers from the low performance of the communication networks used to connect local workstations. In this paper, we present a partitioning algorithm that attempts to find a suitable balance between the communication and the execution loan in a distributed simulator to enhance its speedup. The main features of this method are the use of logic replication to reduce the communication overhead and a realistic cost function that takes into account the activity of signals. Signals' activity can be obtained through a probabilistic evaluatation. A distributed simulator implementing a conservative synchronization method has been used to measure the efficiency of this algorithm.

引用

页码：278 / 283

页数：6

共 50 条

[41] Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance
Bonnoit, Thierry
Zergainoh, Nacer-Eddine
Nicolaidis, Michael
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1438 - 1451
[42] Reducing communication overhead and page faults in SDSM platforms
Christopoulou, Artemis A.
Polychronopoulos, Eleftherios D.
EURO-PAR 2006 PARALLEL PROCESSING, 2006, 4128 : 405 - 414
[43] Reducing Communication Overhead in Threshold Monitoring With Arithmetic Aggregation
Huang, Yuanqiang
Wan, Yongjian
Ren, Yinan
Yan, BingHeng
Luan, Zhongzhi
Qian, Depei
NAS: 2009 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE, 2009, : 347 - 353
[44] SPEEDING THE SIMULATION OF CIRCUITS CONTAINING VLSI CHIPS.
Youngs, Graham
1600, (19):
[45] Simulation, synthesis, and verification of pipelined asynchronous VLSI circuits
Furey, D
Bergmann, NW
IEEE TENCON'97 - IEEE REGIONAL 10 ANNUAL CONFERENCE, PROCEEDINGS, VOLS 1 AND 2: SPEECH AND IMAGE TECHNOLOGIES FOR COMPUTING AND TELECOMMUNICATIONS, 1997, : 445 - 448
[46] DESIGN OF RELIABLE VLSI CIRCUITS USING SIMULATION TECHNIQUES
HSU, WJ
SHEU, BJ
GOWDA, SM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 452 - 457
[47] A TRANSISTOR LEVEL LINK FOR VHDL SIMULATION OF VLSI CIRCUITS
NAVABI, Z
RAZAVI, Z
SIMULATION, 1995, 64 (03) : 185 - 197
[48] HARDWARE ACCELERATORS FOR TIMING SIMULATION OF VLSI DIGITAL CIRCUITS
LEWIS, DM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (11) : 1134 - 1149
[49] Simulation and optimization of the power distribution network in VLSI circuits
Bai, G
Bobba, S
Hajj, IN
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 481 - 486
[50] A FRAMEWORK FOR DISTRIBUTED VLSI SIMULATION ON A NETWORK OF WORKSTATIONS
KARTHIK, S
ABRAHAM, JA
SIMULATION, 1993, 60 (02) : 95 - 104

← 1 2 3 4 5 →