Reducing communication overhead in distributed logic simulation of VLSI circuits

被引：0

作者：

Guettaf, A ^{[1
]}

Bazargan-Sabet, P ^{[1
]}

机构：

[1] Univ Paris 06, Lab LIP6, ASIM, F-75252 Paris 05, France

来源：

PROCEEDINGS OF THE 1998 SUMMER COMPUTER SIMULATION CONFERENCE: SIMULATION AND MODELING TECHNOLOGY FOR THE TWENTY-FIRST CENTURY | 1998年

关键词：

partitioning; node replication; discrete event; distributed simulation; VLSI;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Distributed simulation represents an attractive and smart way of improving the verification speed of large VLSI circuits. Unfortunately, this inexpensive approach suffers from the low performance of the communication networks used to connect local workstations. In this paper, we present a partitioning algorithm that attempts to find a suitable balance between the communication and the execution loan in a distributed simulator to enhance its speedup. The main features of this method are the use of logic replication to reduce the communication overhead and a realistic cost function that takes into account the activity of signals. Signals' activity can be obtained through a probabilistic evaluatation. A distributed simulator implementing a conservative synchronization method has been used to measure the efficiency of this algorithm.

引用

页码：278 / 283

页数：6

共 50 条

[31] ACCURATE SIMULATION OF POWER DISSIPATION IN VLSI CIRCUITS
KANG, SM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 889 - 891
[32] CONCURRENT HIERARCHICAL AND MULTILEVEL SIMULATION OF VLSI CIRCUITS
MUELLERTHUNS, RB
RAHMEH, JT
WEHBEH, JA
ABRAHAM, JA
SAAB, DG
SIMULATION, 1993, 60 (02) : 79 - 91
[33] A Novel Adaptive Gradient Compression Scheme: Reducing the Communication Overhead for Distributed Deep Learning in the Internet of Things
Luo, Peng
Yu, F. Richard
Chen, Jianyong
Li, Jianqiang
Leung, Victor C. M.
IEEE INTERNET OF THINGS JOURNAL, 2021, 8 (14) : 11476 - 11486
[34] SWITCHING NETWORK LOGIC APPROACH FOR THE DESIGN OF CMOS VLSI CIRCUITS
HU, CM
CHAN, SP
INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 64 (03) : 421 - 441
[35] TEST PATTERN GENERATION FOR LOGIC CROSSTALK FAULTS IN VLSI CIRCUITS
RUBIO, A
SAINZ, JA
KINOSHITA, K
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 179 - 181
[36] Reducing the Overhead of Mapping Quantum Circuits to IBM Q System
Matsuo, Atsushi
Hattori, Wakakii
Yamashita, Shigeru
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[37] PARALLEL SIMULATION AND TEST OF VLSI ARRAY LOGIC
BOSE, P
LECTURE NOTES IN COMPUTER SCIENCE, 1988, 319 : 301 - 311
[38] Simulation and synthesis of VLSI communication systems
Jain, R
Chien, C
Cohen, E
Ho, L
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 336 - 341
[39] Reducing the logic-level of the combinational circuits
Ye, Yizheng
Zeng, Xianjun
Zhang, Yan
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design & Computer Graphics, 1997, 9 (01):
[40] A novel technique for reducing leakage current of VLSI combinational circuits
Jaffari, J
Afzali-Kusha, A
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 207 - 210

← 1 2 3 4 5 →